Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    Virtualization support for Mobile in ARM 0

    1196 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    HN-I error of CCN-504 0

    640 views
    0 replies
    Started over 2 years ago
    by Harvey-Lin
  • Not Answered

    HN-I error of CCN-504 0

    655 views
    0 replies
    Started over 2 years ago
    by Harvey-Lin
  • Not Answered

    TCM Gate Unit 0

    1010 views
    1 reply
    Latest over 2 years ago
    by Annie
  • Suggested Answer

    ARM SVE2 instruction to use 2048 bits vector 0

    • Fixed Virtual Platforms (FVPs)
    • Neoverse
    2769 views
    5 replies
    Latest over 2 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Bit-shift Integer Rounding-to-even with ARMv8 NEON SIMD on Aarch64 0

    • NEON
    1268 views
    0 replies
    Started over 2 years ago
    by Prem_DawnDigitech
  • Not Answered

    What information is included in cortex R52 trace 0

    • ETM
    • Cortex-R52
    • CoreSight Debug and Trace
    • AMBA 3 ATB Interface
    1388 views
    0 replies
    Started over 2 years ago
    by hello_me
  • Not Answered

    PC value becomes X in Cortex R5 0

    • R5
    • Cortex-R5
    • R8
    • cortex-r8
    1137 views
    1 reply
    Latest over 2 years ago
    by Annie
  • Answered

    operating system 0

    • operating systems
    1119 views
    2 replies
    Latest over 2 years ago
    by SBR_123
  • Not Answered

    Question about invalidate queue in ARM cache. 0

    998 views
    0 replies
    Started over 2 years ago
    by steven~~~s
  • Answered

    Why the dummy cycles needed for every APB transfer 0

    3836 views
    5 replies
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Runtime detection of SVE2 not working as expected 0

    • SVE
    3364 views
    2 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    Justification for write-back of UniqueClean line for WriteEvictFull CHI opcode. +1

    • AMBA 5 CHI
    1985 views
    2 replies
    Latest over 2 years ago
    by nizam.ahmed
  • Not Answered

    ARMv7 TLB dump decoding 0

    • Armv7-A
    • Cortex-A5
    1800 views
    2 replies
    Latest over 2 years ago
    by Strong
  • Not Answered

    Unrolling a loop 0

    • Cortex-A53
    1200 views
    2 replies
    Latest over 2 years ago
    by Zvi Vered
  • Suggested Answer

    ARMv8-A Cortex-A72: Generic timer is backoff 0

    • Cortex-A72
    • Armv8-A
    2626 views
    1 reply
    Latest over 2 years ago
    by Zhifei Yang Arm Employee Badge
  • Answered

    Reverse engineering ARM firmware: selecting an architecture with a superset of features when importing ARMv7/ARMv8 firmware into Ghidra +1

    3901 views
    1 reply
    Latest over 2 years ago
    by Zhifei Yang Arm Employee Badge
  • Suggested Answer

    [ACE] Why CleanUnique must write back to memory? 0

    2137 views
    1 reply
    Latest over 2 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    Unaligned memory access fault with STRH on Cortex-M7 0

    • Cortex-M7
    • 3 (HardFault)
    • 6 (UsageFault)
    2490 views
    5 replies
    Latest over 2 years ago
    by alexxs88
  • Answered

    M0 SPI outputting 16bit not 8bit 0

    • Cortex-M0
    1293 views
    1 reply
    Latest over 2 years ago
    by MikeH32096
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone