Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    STM32F103 - Switching from JTAG to SWD 0

    • SWD
    1240 views
    0 replies
    Started over 2 years ago
    by SamPfarrer
  • Answered

    Linux mmap'ed access with memset() gives an alignment issue on the newer Linux kernels 0

    • Embedded Linux
    • Armv8.1-A
    2279 views
    1 reply
    Latest over 2 years ago
    by andreas2025
  • Answered

    Delay of "SVC" 0

    • Cortex-R
    • Armv7 Exception Model
    • Cortex-R5
    • Armv7-R
    • 11 (SVCall)
    1289 views
    1 reply
    Latest over 2 years ago
    by Nowian
  • Answered

    GPT and Caching +1

    1756 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Cortex R5 vs R5F +1

    • Cortex-R5
    3284 views
    2 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Suggested Answer

    IRQ not firing when in SVC call 0

    • Interrupt Handling
    • AArch64
    1702 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    STM32F030K6T6TR Able to program 1st time 0

    • STM32 F0
    847 views
    0 replies
    Started over 2 years ago
    by MikeH32096
  • Not Answered

    PMU cyclic counter not updating for cortex r52 0

    1465 views
    1 reply
    Latest over 2 years ago
    by Annie
  • Answered

    How the PE accesses peripherals registers and memories? 0

    • Peripheral Devices
    • SMMUv3
    2053 views
    3 replies
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How to distinguish B<c>.W and DSB commands in ARMv7M architecture +1

    2212 views
    2 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    Question about SMMU 0

    • SMMUv3
    1449 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Relationship between PSEL and PENABLE signals in the APB Protocol. 0

    • APB
    • Protocols
    • Bus Interface
    • AMBA 3 APB Interface
    • SoC Verification
    5477 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Linux on ARMv8 emulation under Foundation Platform doesn't work 0

    2176 views
    6 replies
    Latest over 2 years ago
    by Nicholas909
  • Not Answered

    How To perform system or software reset for CORTEX R5 from the software 0

    1296 views
    0 replies
    Started over 2 years ago
    by santhosh G n
  • Answered

    Does cortex R52 core support the "live watch" function during the Debug processing? +1

    2331 views
    2 replies
    Latest over 2 years ago
    by Stephen Theobald Arm Employee Badge
  • Suggested Answer

    Are there any practical differences between the Arm M0 and M3 for the C programmer? 0

    • Cortex-M0
    • Instruction Sets
    • Cortex-M3
    • GCC
    4844 views
    1 reply
    Latest over 2 years ago
    by WestfW
  • Not Answered

    LPC1850 with S25FL256 SPI FLash 0

    1007 views
    0 replies
    Started over 2 years ago
    by SantoshMengade
  • Not Answered

    cortex-R5 boot bare_metal code 0

    955 views
    0 replies
    Started over 2 years ago
    by TTzhang
  • Not Answered

    Expected UART interrupt behavior on mps2_an521 0

    • Interrupt Handling
    • mps2
    1226 views
    0 replies
    Started over 2 years ago
    by SilentMike
  • Suggested Answer

    Can anyone help me to compile a modern kernel for the Psion 5MX? 0

    4052 views
    1 reply
    Latest over 2 years ago
    by Hemendra Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone