We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Can you share any examples of write access Cortex-A72 ACP port deadlocks? What are the limitations of using ACP ports at the system level, except for those mentioned in the A72 TRM manual
Hi there, I have moved your question to the Architectures and Processors forum. Many thanks.