Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    Directly Accessing Cycle Counter From Guest VM 0

    • virtualization
    1339 views
    2 replies
    Latest over 2 years ago
    by Jay M.
  • Not Answered

    L2ACTLR[7] bit need to set on power SBL on or in application is also possible 0

    1511 views
    4 replies
    Latest over 2 years ago
    by CerysDavison
  • Not Answered

    Difference between the CPU_CYLES and PMCCNTR_EL0 0

    • CoreSight Architecture
    • performance analysis
    • Arm64
    1156 views
    0 replies
    Started over 2 years ago
    by nizam.ahmed
  • Answered

    If the program size is large, it cannot be linked normally (Cortex-A55) 0

    • Cortex-A55
    • Armv8-A
    • DS-5 Ultimate Edition
    2685 views
    3 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    Using stage 2 translation for VMs and stage 1 translation for native applications in the same system +1

    • virtualization
    • Memory Management Unit (MMU)
    2795 views
    4 replies
    Latest over 2 years ago
    by Borna
  • Not Answered

    How to check firmware code coverage in RTL simulation phase? 0

    • Cortex-M0
    • firmware
    1531 views
    1 reply
    Latest over 2 years ago
    by Mary Herring
  • Suggested Answer

    ARMV7 PMU event counter always return 0 0

    2180 views
    6 replies
    Latest over 2 years ago
    by Lico.yu
  • Suggested Answer

    M55 System Counter & System Timer register map html/xml request 0

    1659 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Dual A53 cluster, MMU configuration 0

    2105 views
    4 replies
    Latest over 2 years ago
    by Majid Ghameshlu
  • Answered

    Generic Timer IRQ Handling 0

    • GICv3/v4
    2036 views
    3 replies
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Cortex-M3 unintentionally translates addresses 0

    • Armv7-M
    • Cortex-M3
    2229 views
    6 replies
    Latest over 2 years ago
    by giorno2001
  • Not Answered

    ARM64 - Simple EL2 MMU Configuration 0

    • EL2
    • Memory Management Unit (MMU)
    • Arm64
    1429 views
    0 replies
    Started over 2 years ago
    by Lloyd
  • Not Answered

    Can IERRR bit recover before GIC configure ? 0

    • GICv3/v4
    • CoreLink GIC-600
    • CoreLink GIC-600 Generic Interrupt Controller
    • Generic Interrupt Controller
    • CoreLink GIC-600AE
    840 views
    0 replies
    Started over 2 years ago
    by Namu
  • Not Answered

    Point of Serialization location 0

    • Out-of-order Execution
    • AMBA 5
    1393 views
    0 replies
    Started over 2 years ago
    by Shaibal Ghosh
  • Not Answered

    Channel Dependencies for Home Node (HN) in CHI 0

    • AMBA 5 CHI
    1459 views
    0 replies
    Started over 2 years ago
    by madman
  • Not Answered

    Retry support in CHI 0

    • AMBA 5 CHI
    1573 views
    0 replies
    Started over 2 years ago
    by madman
  • Answered

    Interrupt Handling recommendation and spurious IRQ debugging 0

    • GICv3/v4
    • ARMv8 Exception Model
    2905 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Who actually does the out of ordering of the memory accesses in MPCore? 0

    • Out-of-order Execution
    1261 views
    0 replies
    Started over 2 years ago
    by Shaibal Ghosh
  • Not Answered

    Cortex-A72 ACP deadlock issue 0

    1189 views
    1 reply
    Latest over 2 years ago
    by Annie
  • Answered

    What is the purpose of two separate coprocessors (CP10 and CP11) for the armv7-m floating point extension? 0

    • Co-processor Architecture
    • Armv7-M
    • Floating Point
    1814 views
    2 replies
    Latest over 2 years ago
    by Uma Ramalingam Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone