• State Suggested Answer
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 350 subscribers
  • Views 1931 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is PendSV or counterpart available on Cortex-A?

AndyBlue

Hi experts of Cortex-A,

  I had done a lot work on Cortex-M, and now be interested to Cortex-A.

  The exception of PendSV plays big role in context switching of thread/task, on Cortex-M. However I can't find PendSV on Cortex-A. Is PendSV or counterpart available on Cortex-A? How context switching to be supported on Cortex-A series?

Thanks,

-Andy

Parents
  • 0 in reply to Ronan Synnott

    Hi Ronan,

      Thanks for response.  I had read through learn_the_architecture_-_aarch64_exception_model, get much better understanding to the exception model of Cortex-A. I had worked on RTOS implementation for Cortex-M, what I'm interested is that, when supporting multi-thread in EL0, is there any mechanism in EL1 to do the function similar to PendSV?  More specifically, I wish to have a processor's feature, implemented in EL1, whenever an exception handler in EL1 decides a thread-context-switching needed, (multi-threads running in EL0), a lowest priority of IRQ in EL1 to be asserted and then at the very end of exception returning from EL1 to EL0, an tailed exception taken and thread-context-switching performed within. I thought the mechanism of PendSV  provides a very efficient pathway to start procedure of thread-context-switching.

    PendSV, presents characters of  lowest priority, software caused, asynchronous.  

    Thanks, Andy

Reply
  • 0 in reply to Ronan Synnott

    Hi Ronan,

      Thanks for response.  I had read through learn_the_architecture_-_aarch64_exception_model, get much better understanding to the exception model of Cortex-A. I had worked on RTOS implementation for Cortex-M, what I'm interested is that, when supporting multi-thread in EL0, is there any mechanism in EL1 to do the function similar to PendSV?  More specifically, I wish to have a processor's feature, implemented in EL1, whenever an exception handler in EL1 decides a thread-context-switching needed, (multi-threads running in EL0), a lowest priority of IRQ in EL1 to be asserted and then at the very end of exception returning from EL1 to EL0, an tailed exception taken and thread-context-switching performed within. I thought the mechanism of PendSV  provides a very efficient pathway to start procedure of thread-context-switching.

    PendSV, presents characters of  lowest priority, software caused, asynchronous.  

    Thanks, Andy

Children
No data