Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    Crash on "push rbp" 0

    2611 views
    6 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    cache contents miss fit with main tlb 0

    1903 views
    5 replies
    Latest over 1 year ago
    by WatterCutter
  • Not Answered

    [ARMV8] dmb nshld vs dmb ishld -- practical differences? 0

    • Armv8-A
    3797 views
    8 replies
    Latest over 1 year ago
    by a.surati
  • Not Answered

    Question about DSU behavior which is connected to an interconnect through CHI Interface 0

    • AMBA 5 CHI
    • DSU
    1243 views
    1 reply
    Latest over 1 year ago
    by user_1709
  • Not Answered

    Is it transparent to software that Cortex-A510 2 cores share VPU in a complex? 0

    • Cortex-A
    1167 views
    1 reply
    Latest over 1 year ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    VM Passthrough LPIs in GICv3 and priority drop 0

    1638 views
    2 replies
    Latest over 1 year ago
    by IMPL_DEF
  • Answered

    ARMv7: Default Memory map in case Write-Through is not supported 0

    • Cache Management
    • Memory Protection Unit (MPU)
    1652 views
    2 replies
    Latest over 1 year ago
    by Peter Happ
  • Not Answered

    PL390 GIC priority setting 0

    • Cortex-A Platforms Software
    • Baremetal
    1402 views
    2 replies
    Latest over 1 year ago
    by Alex_Chun
  • Not Answered

    Does apple M1 pro cpu support arm SVE? 0

    1358 views
    0 replies
    Started over 1 year ago
    by flyinghometown
  • Suggested Answer

    Cortex M4- leaving handler mode. 0

    • Interrupt Handling
    1746 views
    3 replies
    Latest over 1 year ago
    by dreamland7707
  • Not Answered

    Cortex-a8 - Disable L2 Cache 0

    • U-Boot
    • BeagleBone Black
    • Cortex-A8
    2003 views
    4 replies
    Latest over 1 year ago
    by Lucas Cunha
  • Not Answered

    ERROR : "No Cortex-M device found in JTAG device chain ". 0

    936 views
    0 replies
    Started over 1 year ago
    by Ajay_Aj
  • Not Answered

    Returning from MemFault 0

    1026 views
    0 replies
    Started over 1 year ago
    by neale
  • Suggested Answer

    How to "wake up" the other CPU from the main one and start the AMP mode for cortex_A9 duel core processor 0

    • SoC FPGA
    • Cortex-A
    • Baremetal
    1320 views
    2 replies
    Latest over 1 year ago
    by Alex_Chun
  • Answered

    Cortex-M33/STM32U5 - unprivileged mode in secure not working?! 0

    • STM32
    • TrustZone
    • Cortex-M33
    1678 views
    1 reply
    Latest over 1 year ago
    by 42Bastian Schick
  • Not Answered

    The TLB issues that occur during context switching using ttb0 and ttbr1 0

    1514 views
    1 reply
    Latest over 1 year ago
    by lusson
  • Suggested Answer

    Why the function execution time is so hugely different in different flash address based on Cortex-M7 0

    1375 views
    3 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    Question about vector table remapping 0

    • Cortex-M0
    • Security
    1830 views
    4 replies
    Latest over 1 year ago
    by kron
  • Not Answered

    Cache status during debugger memory access 0

    869 views
    0 replies
    Started over 1 year ago
    by Ranjith
  • Suggested Answer

    -O3 & -Os 0

    1250 views
    1 reply
    Latest over 2 years ago
    by Ronan Synnott Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone