Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 735 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Suggested Answer

    Cache State wrt ReadShared and ReadOnce 0

    • Cache coherency
    • ACE
    2160 views
    1 reply
    Latest over 2 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    How does BP131 Downsizer addressing work? 0

    • PrimeCell BP131
    1850 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    method to test cache on chip 0

    • Cortex-A53
    • System on Chip (SoC)
    • SoC Verification
    985 views
    0 replies
    Started over 2 years ago
    by WatterCutter
  • Answered

    CHI-B Interface user sideband 0

    • AMBA 5 CHI
    2123 views
    1 reply
    Latest over 2 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    To PIL or not to PIL 0

    1126 views
    0 replies
    Started over 2 years ago
    by tjones95134
  • Not Answered

    fault_s signal holds unknown value at power-up 0

    • Cortex-R5
    1028 views
    0 replies
    Started over 2 years ago
    by ele
  • Answered

    1kB boundary concept in AHB 0

    4765 views
    2 replies
    Latest over 2 years ago
    by Almailtu
  • Not Answered

    AMBA Low power interface relation with QACTIVE, QDENY and PWAKEUP 0

    • AMBA
    3330 views
    3 replies
    Latest over 2 years ago
    by Annie
  • Not Answered

    Regarding Strobe IN AXI4 0

    • AXI4
    2135 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Does APB allow multiple beats in a transfer like AXI/AHB? 0

    3030 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    The reason why AHB Slave has HREADY input and output both 0

    • AMBA 3 AHB Interface
    • AHB-Lite
    • AMBA 2 AHB Interface
    • AHB
    8282 views
    3 replies
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    single clock edge operation in AMBA AHB? 0

    • AMBA
    • AMBA 2
    • AHB
    2904 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    scenario for PO&POE on ARM Artiasn GPIO ? 0

    1473 views
    0 replies
    Started over 2 years ago
    by yfb
  • Not Answered

    the scenarios for fail-safe ,retention and core down on GPIO? 0

    1395 views
    0 replies
    Started over 2 years ago
    by yfb
  • Not Answered

    NIC400 Axi4 Limit total number of outstanding transactions to 1 0

    • AXI4
    1102 views
    0 replies
    Started over 2 years ago
    by hasansatana
  • Not Answered

    The cyclone v soc GIC interrupt priority issues 0

    • GIC-390 PrimeCell PL390
    • Cortex-A
    1173 views
    0 replies
    Started over 2 years ago
    by Chun Alex
  • Suggested Answer

    What is the CHI Interface equivalent for AXI's AxPROT[privilege] bit? 0

    • AMBA 5 CHI
    3004 views
    2 replies
    Latest over 2 years ago
    by Chittawat P. Arm Employee Badge
  • Suggested Answer

    Query regarding AMBA AHB Subordinate responses 0

    • AHB
    2253 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    WRAP CALCULATION in AHB LITE 0

    • AMBA
    • AMBA Specifications
    • AHB-Lite
    • AHB5
    • AHB
    7059 views
    3 replies
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Cortex M0+ CM0PINTEGRATION JTAG Integration and Simulation +1

    • JTAG
    • Cortex-M0+
    1647 views
    0 replies
    Started over 2 years ago
    by Vijayvithal
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone