• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 1 reply
  • Subscribers 89 subscribers
  • Views 949 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Arm 22nm TSMC 22ULL-GL memory power management

bernardz
Dear Sir or Madam,
    I am trying to confirm the potential risk of powering up/down memory. Our soc design implements Arm 22nm TSMC 22ULL-GL memory (TS83Cx00x series). In order to do proper power management with memories, I've being looking into Application Note <Arm Artisan 22nm TSMC 22ULL-GL Memory Power Mangement>. The application note stated clearly that there should be a power supply sequence for VDDCE and VDDPE (when powering up, power up VDDCE first, then VDDPE; when powering down, shut down VDDPE first, then VDDCE). Since such power sequence requires delicated PMU design and also have influence to our PMIC spec, I am interested to understand the risk if we powering up/down VDDCE and VDDPE simultaneously?
 
    Thank you for your time and I look forward to hearing from you.
 
Yours sincerely,
Bernard
Parents Reply Children
No data