Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3611 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    How to automatically reset CR52 with warm reset request 0

    • Cortex-R52
    • Armv8-R
    761 views
    1 reply
    Latest 7 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How To Access SCTLR_EL1 of Non Secure World From EL3 0

    • EL3
    • Trusted Firmware-A
    • fvp
    1289 views
    4 replies
    Latest 7 months ago
    by Dev Gandhi
  • Suggested Answer

    Handshake signal behavior in CHI spec 0

    • UCIe
    • CHI
    • C2C
    770 views
    1 reply
    Latest 7 months ago
    by Simone Secchi Arm Employee Badge
  • Not Answered

    Exclusive store op hang 0

    346 views
    0 replies
    Started 7 months ago
    by Djole Prolece
  • Not Answered

    Arm Cortex M4 Exception Exit Being interrupted 0

    • Cortex-M4
    386 views
    0 replies
    Started 7 months ago
    by Satyajit Patil
  • Answered

    Stalls in float point calcultions 0

    • NEON
    • pipeline
    • SVE2
    • SVE
    • Floating Point
    1103 views
    3 replies
    Latest 7 months ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Cortex A53 Cycle Counting, Single-Step 0

    • Armv8-A
    • Performance Monitor Unit (PMU)
    • Debug Access Port (DAP)
    1145 views
    2 replies
    Latest 7 months ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    Some instruction variants' encodings in `Instructions.json` missing constant bits. 0

    681 views
    1 reply
    Latest 7 months ago
    by Mohamed Maaliki
  • Suggested Answer

    Can Cross Trigger Configure Multiple Cores to Halt Simultaneously in Self-Hosted Debug? 0

    • Armv8-A
    725 views
    1 reply
    Latest 7 months ago
    by Stephen Theobald Arm Employee Badge
  • Not Answered

    GIC-700 SPI routing in multichip system 0

    • Multichip
    • GICv3/v4
    • Interrupt
    • spi
    407 views
    0 replies
    Started 7 months ago
    by RH Kim
  • Not Answered

    Unable to Read/Write Non-Secure EL1 System Registers (e.g., SCTLR_EL1) from EL3 on FVP with OP-TEE and TF-A 0

    • Arm Trusted Firmware
    • Interrupt Handling
    • EL3
    • Armv8-A
    • Trusted Firmware-A
    • TrustZone
    • fvp
    • Linux
    496 views
    0 replies
    Started 7 months ago
    by Dev Gandhi
  • Answered

    ARMv9 core (such as A720)can bring VMID(or StreamID) to external fabric? 0

    • virtualization
    • Armv9
    782 views
    1 reply
    Latest 7 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    GIC-600 How to drop down ICC_RPR_EL1 to normal 0xFF without INTID 0

    930 views
    2 replies
    Latest 7 months ago
    by duanlin
  • Answered

    ARM®︎ Cortex®︎-A53 MPCore Processor rev. r0p4 lint errors +1

    • Cortex-A53
    • lint
    • asic
    727 views
    1 reply
    Latest 7 months ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    machine code opcodes 0

    720 views
    1 reply
    Latest 8 months ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    Question about AMBA CHI_C2C spec.A credit 0

    807 views
    1 reply
    Latest 8 months ago
    by Simone Secchi Arm Employee Badge
  • Not Answered

    snooping transactions or non-snooping transactions for non-cacheable access? 0

    • Cache coherency
    • snoop
    • ACE
    • Armv8-A
    • coherency
    571 views
    0 replies
    Started 8 months ago
    by Lei Xu
  • Answered

    Question about CHI spec +1

    • CHI
    • C2C
    1673 views
    5 replies
    Latest 8 months ago
    by Ben Hicks Arm Employee Badge
  • Suggested Answer

    What is considered "good" and "average" pipeline utilization? 0

    • DSP
    • Pipeline Control and Execution
    • performance analysis
    • Cortex-M4
    842 views
    1 reply
    Latest 8 months ago
    by vstehle Arm Employee Badge
  • Answered

    about global monitor 0

    • global monitor
    • Armv8-A
    949 views
    1 reply
    Latest 8 months ago
    by Martin Weidmann Arm Employee Badge
<>