Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3611 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Suggested Answer

    How to know the interrupt ID which is signaled currently without acknowledging it 0

    • Interrupt Handling
    • EL2
    • AArch64
    • GICv3/v4
    • Hypervisor
    927 views
    1 reply
    Latest 8 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How do I get a FVP_BaseR_Cortex-R52x2? 0

    • Cortex-R
    1253 views
    3 replies
    Latest 8 months ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Hardware implementation of vector load/store instructions on the CM55 core 0

    • Cortex-M55
    • optimization
    • Cortex-M
    • Vectorization
    512 views
    0 replies
    Started 8 months ago
    by Oleksandr Tymoshenko
  • Not Answered

    Disable HW Prefetcher On Pixel 8 0

    • EL1
    • Android
    • EL2
    • AArch64
    • pixel8
    • Arm9
    • HWprefetcher
    • Linux
    676 views
    0 replies
    Started 8 months ago
    by Gal Kaptsenel
  • Answered

    Will these two different data storage methods and MPU settings affect CPU efficiency? 0

    • mmu
    • mpu
    • Cortex-A
    • Cortex-M
    899 views
    1 reply
    Latest 9 months ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    APB: Support Write Enable mask? 0

    • APB
    • Architecture
    • Memory
    978 views
    1 reply
    Latest 9 months ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Is using WFI with PIT-based scheduler safe in bare-metal on S32K311? 0

    • timer
    • wfi
    470 views
    0 replies
    Started 9 months ago
    by nowkoes
  • Not Answered

    ARM Cortex-M3 Priority 0

    576 views
    0 replies
    Started 9 months ago
    by vignesh varadaraj
  • Not Answered

    A53 core not going into WFI sometimes. 0

    1003 views
    2 replies
    Latest 9 months ago
    by Diptendu
  • Suggested Answer

    Clarification on Instruction Cache Availability in Cortex-M33 IP 0

    1342 views
    1 reply
    Latest 9 months ago
    by Mahmood Yakub Arm Employee Badge
  • Not Answered

    How to know the APSEL number when there are multiple APs? 0

    • adi
    440 views
    0 replies
    Started 9 months ago
    by si huibin
  • Not Answered

    TF-M PSA Crypto Random 0

    • PSA
    • TF-M
    1520 views
    4 replies
    Latest 9 months ago
    by Fran DP
  • Not Answered

    Unable to read currentel 0

    • a72
    • Armv8-A
    1335 views
    3 replies
    Latest 9 months ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    SOC sensor chips 0

    402 views
    0 replies
    Started 9 months ago
    by Brahm
  • Suggested Answer

    Difference between System mode, User mode and Supervisor mode in Cortex R. 0

    • Cortex R
    1561 views
    1 reply
    Latest 9 months ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    Cortex-R5F core unexpected fetch reserve address 0

    907 views
    1 reply
    Latest 9 months ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    [ARM R52+] GIC distributor on R52+ with DCLS 0

    • GICv3/v4
    • Armv8-R
    1078 views
    2 replies
    Latest 9 months ago
    by ShihHsun Chang
  • Not Answered

    Question about ITS Retry Behavior after Stalled MAPD Command 0

    998 views
    2 replies
    Latest 9 months ago
    by steve jeong
  • Suggested Answer

    AXI4 ordering Model. 0

    • AXI4
    1146 views
    1 reply
    Latest 9 months ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    Understanding Transaction Types in ARM Systems: Real-World Applications 0

    • ACE
    1109 views
    1 reply
    Latest 9 months ago
    by Zhifei Yang Arm Employee Badge
<>