Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    i.MX8M Mini Cortex a53 After Exception Return Synchronous exception occurred 0

    • Cortex-A53
    • ARMv8 Exception Model
    • Armv8-A
    1334 views
    1 reply
    Latest over 1 year ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    gicv3 interrupt init, interrupt trigger, interrupt handler at uboot command ( EL2 mode ) 0

    1296 views
    1 reply
    Latest over 1 year ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    iMX8M Mini aarch64 to aarch64 Exception switching Issue 0

    • Cortex-A53
    • ARMv8 Exception Model
    1117 views
    1 reply
    Latest over 1 year ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    Cache issue in A53 cores 0

    1184 views
    1 reply
    Latest over 1 year ago
    by Zhifei Yang Arm Employee Badge
  • Suggested Answer

    Corxtex-R52: Inquiry about the default memory map 0

    • Cortex-R52
    1211 views
    2 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Does Sc000 supports TrustZone? 0

    1481 views
    3 replies
    Latest over 1 year ago
    by kron
  • Suggested Answer

    M7 vs. M3 FIR filter Performance 0

    1705 views
    4 replies
    Latest over 1 year ago
    by Wolfgang S.
  • Answered

    How to control DBGEN signal using source code 0

    • Cortex-R
    • Arm7
    • 12 (Debug Monitor)
    • Cortex-A
    • Debugger
    2418 views
    3 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    About Arm v9 Neon Instruction cycle info 0

    • SIMD and Vector Processing Instructions
    1067 views
    1 reply
    Latest over 1 year ago
    by Annie
  • Suggested Answer

    Looking for a way to determine if software libraries are used for floating point computation 0

    • Floating Point
    • Cortex-M4
    1090 views
    2 replies
    Latest over 1 year ago
    by TKL
  • Not Answered

    PMU Event logging overhead on Cortex R4 CPU 0

    • performance
    • Cortex-R4
    1021 views
    1 reply
    Latest over 1 year ago
    by Latonya Dodson
  • Not Answered

    Running armv8 binaries on armv9 target 0

    1167 views
    1 reply
    Latest over 1 year ago
    by Peter Harris Arm Employee Badge
  • Suggested Answer

    Transpose operations in helium(CM85) compared to neon 0

    1167 views
    3 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    cortex M7: How to enable watchpoints 0

    1429 views
    1 reply
    Latest over 1 year ago
    by BookerE1
  • Not Answered

    Issue with Running Two Separate Codes on Intel Cyclone V SoC ARM Cortex A9 Dual Core via QSPI 0

    • System on Chip (SoC)
    • Cortex-A9
    • Baremetal
    990 views
    1 reply
    Latest over 1 year ago
    by ArmDev-support
  • Answered

    neon hard and soft float differences 0

    • NEON
    • Floating Point
    1827 views
    2 replies
    Latest over 1 year ago
    by paulf
  • Not Answered

    Assistance Needed: Trouble Running Bare-Metal Code on second core Cyclone 5 HPS 0

    • Arm7
    • Cortex-A
    • Processors
    • Debugger
    • Baremetal
    1315 views
    2 replies
    Latest over 1 year ago
    by ArmDev-support
  • Answered

    GIC Interrupt handling in Linux 0

    3742 views
    2 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Master slave connection for BP210 0

    1034 views
    2 replies
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Answered

    compliance test for arm M4 for post silicon +1

    708 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone