We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hi all,
I refer to the section "Direct access to internal memory" in Arm A55.
I believe the way to extract L1 Data cache data is by first write/MRS index/set/way into register CDBGDCD_EL3, then read back 64B via the CDBGDR0..3_EL3.
The L1D cache line is 64B, but 4 Xd can only read out 32B. What is the catch here?
How is the index/set/way encoded in the Xd to select a particular line?
Thank you for your input.
User_0182
I believe section 6.7.2/3/4 explains the encoding and data format.
Thank you.