Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    GIC Interrupt handling 0

    3523 views
    4 replies
    Latest over 1 year ago
    by ChanelRogahn
  • Not Answered

    Cortex-M4F: Crash when using FPU and math with literal 0

    • Cortex-M4
    1257 views
    1 reply
    Latest over 1 year ago
    by Hans Schneebauer Arm Employee Badge
  • Answered

    Read memory block loaded by bootloader at EL3, but on EL2 0

    • Cortex-A53
    • AArch64
    • virtualization
    • Armv8-A
    • Embedded Hypervisor
    • Memory Management Unit (MMU)
    3219 views
    8 replies
    Latest over 1 year ago
    by pcarmo
  • Suggested Answer

    broken link arm infocenter 0

    • Cortex-M0
    • FAQ
    1645 views
    2 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    why is down counter more efficient than up counter 0

    1498 views
    3 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    About Exception Handler Return Address 0

    • Arm7
    • Armv7 Exception Model
    • Cortex-R5
    • 12 (Debug Monitor)
    • External Hardware Debug
    • Debugging
    • Debugger
    1997 views
    4 replies
    Latest over 1 year ago
    by shincm
  • Answered

    Cortex M7 abnormal instruction-fetch behavior 0

    4228 views
    3 replies
    Latest over 1 year ago
    by shaoxuan
  • Not Answered

    IN the cortex -m7, After ITCMERR is happened , the cpu will do what? 0

    544 views
    0 replies
    Started over 1 year ago
    by yangfang
  • Not Answered

    The debugger cannot reconnect without a hard reset of the Cortex-M55. 0

    • Cortex-M55
    • Armv8-M
    • Serial Wire Debug
    • Debug Access Port (DAP)
    761 views
    0 replies
    Started over 1 year ago
    by N_MIYA
  • Answered

    Pending Interrupt is not signaled to the PE 0

    • Interrupt Handling
    • AArch64
    • GICv3/v4
    • Fixed Virtual Platforms (FVPs)
    • Hypervisor
    2915 views
    2 replies
    Latest over 1 year ago
    by Martin.S
  • Not Answered

    The CPU how deal with next behavior when signal ITCMERR is set HIGH in the ITCM protocol.Or how to draw the next diagram sequence? 0

    610 views
    0 replies
    Started over 1 year ago
    by yangfang
  • Not Answered

    Arm-v7r Cortex-R5F How to Access CP14 Register 0

    • Arm7
    • Cortex-R5
    • External Hardware Debug
    • Learn the Architecture
    • Debugging
    776 views
    0 replies
    Started over 1 year ago
    by shincm
  • Not Answered

    Cortex M0+ SWD debug reference implementation 0

    • Debugger
    • Serial Wire Debug
    894 views
    0 replies
    Started over 1 year ago
    by SamPfarrer
  • Not Answered

    Does using CMSIS-dsp library cost current? 0

    • Digital Signal Processor (DSP)
    • CMSIS
    644 views
    0 replies
    Started over 1 year ago
    by jason_chen
  • Suggested Answer

    get cycle counts after reset for a53 processor 0

    • Cortex-A53
    • Real-Time
    4004 views
    1 reply
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Is there anyway to build 3D CI-700 Mesh configuration using Socrates ? +1

    1027 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    IERRR bit set before GIC initalisation 0

    • GICv3/v4
    • CoreLink GIC-600
    • CoreLink GIC-600 Generic Interrupt Controller
    674 views
    0 replies
    Started over 1 year ago
    by Namu
  • Suggested Answer

    how to write startup file for cortex-r52 0

    1945 views
    2 replies
    Latest over 1 year ago
    by Yaoo
  • Suggested Answer

    ACI on the Cortex-M33 0

    • STM32
    • gpu
    • Cortex-M33
    • Arm Custom Instructions
    1378 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    Questions about RME-DA and on-chip devices 0

    1885 views
    2 replies
    Latest over 1 year ago
    by irakatz
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone