Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3611 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Suggested Answer

    Is there any way to change the polarity of tdo_en port in M33 IP core? 0

    1200 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    A9 Cp15 issue 0

    • a9
    • boot
    • Cortex-A
    • cp 15
    1348 views
    2 replies
    Latest over 1 year ago
    by prahsman
  • Suggested Answer

    What is the difference between Exclusive access in AXI 3 and AXI 4 ?How does Lock access is merged to exclusive access in AXI4? 0

    1481 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    AXI PROTOCOL 0

    2353 views
    4 replies
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Narrow Byte Transfers on AHB2APB Bridge 0

    • APB
    • AHB2APB
    • AHB5
    • NARROW_BURST
    1285 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    How to change total compute DRAM size? 0

    886 views
    1 reply
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How to distribute single one SPI to multi PE concurrently in GIC-600 ? 0

    1361 views
    1 reply
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Relation between Load/Store Physical Address (PA) and L1, L2, L3 Cache Set Number 0

    • Cache Set Number
    • Physical Address (PA)
    619 views
    0 replies
    Started over 1 year ago
    by Meng-Yu Tsai
  • Not Answered

    Capture R5F lockstep mismatch error as interrupt in PLM 0

    550 views
    0 replies
    Started over 1 year ago
    by Rob Wan
  • Not Answered

    Cortex A9 Boot operation Sequence 0

    • Cortex-A9
    • Memory Management Unit (MMU)
    • Baremetal
    1087 views
    1 reply
    Latest over 1 year ago
    by prahsman
  • Not Answered

    how avoid q registers being used for single ldr? 0

    • Exception Handling
    • Cortex-A53
    • Compilers
    • alignment
    637 views
    0 replies
    Started over 1 year ago
    by WatterCutter
  • Answered

    Cortex-R5F hang upon IRQ reception 0

    • Cortex-R5
    • irq
    • Armv7-R
    • hang
    1736 views
    2 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Cortex-R52+ asynchronous external abort 0

    • abort
    • Cortex-R52+
    2027 views
    3 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    RK3588 chipset support 0

    2648 views
    1 reply
    Latest over 1 year ago
    by Krotti42
  • Not Answered

    How to use the recent MMLA Instructions Efficiently [Required Data Layout]? 0

    • Armv8.6-A
    • intrinsics
    • NEON
    • Memory
    912 views
    0 replies
    Started over 1 year ago
    by FabianSchuetze
  • Answered

    any feature of processor needed for instruction stur? 0

    • Cortex-A53
    • Instruction Sets
    • Armv8-A
    1243 views
    1 reply
    Latest over 1 year ago
    by vstehle Arm Employee Badge
  • Not Answered

    Cortex-R52+ Undefined exception 0

    • Exception Handling
    • Debugging
    • Cortex-R52+
    705 views
    0 replies
    Started over 1 year ago
    by Grace WANG
  • Answered

    Is there have any latest news about CMN700 AE (Automotive Enhanced)? +1

    1466 views
    2 replies
    Latest over 1 year ago
    by Z Z
  • Suggested Answer

    PWM capacity of STM32F7xx 0

    1277 views
    1 reply
    Latest over 1 year ago
    by Edd Dan
  • Not Answered

    Debugging Challenges in RDP Level 1 Mode on CORTEX M0+ 0

    • Cortex-M0
    • SWD
    • Debug and Trace
    854 views
    0 replies
    Started over 1 year ago
    by Edd Dan
<>