Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3585 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    CHI TXLINK state deadlock possibility 0

    1665 views
    3 replies
    Latest 7 months ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    Cleaning BSS in ARMv8-A 0

    • Clean
    • BSS
    • Cortex-A
    687 views
    1 reply
    Latest 7 months ago
    by Mahmud Esad Çıtak
  • Suggested Answer

    Is it possible to use the DBID as a conforming acknowledgement in CHI OWO process? 0

    • CHI
    • order
    1400 views
    2 replies
    Latest 7 months ago
    by Ming Gao
  • Suggested Answer

    AREADY/ARVALID and AWREADY/AWVALID for subsequent transfers in a burst 0

    1005 views
    1 reply
    Latest 7 months ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    GIC-600 ITS MSI Handling: Who Writes the INT Command in the Command Queue? 0

    1595 views
    4 replies
    Latest 7 months ago
    by steve jeong
  • Not Answered

    Arm CortexR-52 SBIST user guide 0

    426 views
    0 replies
    Started 7 months ago
    by Akshansh Aswal
  • Suggested Answer

    Ordering of Memory-mapped device control with payloads 0

    • Architecture
    • Armv8
    • Memory
    3201 views
    7 replies
    Latest 7 months ago
    by Alwin Joshy
  • Answered

    Exploring ARM Cortex-R5 Architecture: A Beginner's Approach to Cache, TCM, and MPU with ASM Start Code 0

    • Cortex-R
    1078 views
    1 reply
    Latest 7 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How can I set GICv3 LPI enable bit back to 0? 0

    2096 views
    5 replies
    Latest 7 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    GIC-600 Multichip operation in Linux Kernel 0

    1562 views
    3 replies
    Latest 7 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    exception handler and ARM vector table +1

    • Cortex-A
    1168 views
    2 replies
    Latest 7 months ago
    by ele
  • Answered

    Cortex-A720 CCA capability +1

    1115 views
    1 reply
    Latest 7 months ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Not Answered

    Zynq 7020 Cortex A9 AMP Setup - Second Core Only Receives One PL Interrupt 0

    • Interrupt Handling
    • a9
    • Cortex-A9
    • Memory Management Unit (MMU)
    • zynq
    • amp
    618 views
    0 replies
    Started 7 months ago
    by Cevdet Aslan
  • Answered

    FVP + boot-wrapper-aarch64 Multi-Core Boot Failure 0

    • fvp
    • boot-wrapper-aarch64
    1028 views
    1 reply
    Latest 8 months ago
    by Qingyu Ma
  • Answered

    FVP + boot-wrapper-aarch64 Multi-Core Boot Failure 0

    • fvp
    • boot-wrapper-aarch64
    1438 views
    2 replies
    Latest 8 months ago
    by Qingyu Ma
  • Not Answered

    Why DBIDRespOrd? 0

    • AMBA
    • CHI
    473 views
    0 replies
    Started 8 months ago
    by Ming Gao
  • Answered

    Why does a Cortex-M processor have a process stack? +1

    • Cortex-M
    1715 views
    4 replies
    Latest 8 months ago
    by Kaze
  • Suggested Answer

    What is exact meaning of sync for CHI SACTIVE signal 0

    • CHI
    • SACTIVE
    1491 views
    2 replies
    Latest 8 months ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    AXI4 dependencies between WVALID and AWREADY. 0

    2196 views
    3 replies
    Latest 8 months ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    Installation on arm specific tools for corstone RTL rendering: +1

    1735 views
    4 replies
    Latest 8 months ago
    by Sharath HS
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone