Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3590 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    Runtime detection of SVE2 not working as expected 0

    • SVE
    3512 views
    2 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    Justification for write-back of UniqueClean line for WriteEvictFull CHI opcode. +1

    • AMBA 5 CHI
    2038 views
    2 replies
    Latest over 2 years ago
    by nizam.ahmed
  • Not Answered

    ARMv7 TLB dump decoding 0

    • Armv7-A
    • Cortex-A5
    1830 views
    2 replies
    Latest over 2 years ago
    by Strong
  • Not Answered

    Unrolling a loop 0

    • Cortex-A53
    1216 views
    2 replies
    Latest over 2 years ago
    by Zvi Vered
  • Suggested Answer

    ARMv8-A Cortex-A72: Generic timer is backoff 0

    • Cortex-A72
    • Armv8-A
    2686 views
    1 reply
    Latest over 2 years ago
    by Zhifei Yang Arm Employee Badge
  • Answered

    Reverse engineering ARM firmware: selecting an architecture with a superset of features when importing ARMv7/ARMv8 firmware into Ghidra +1

    4156 views
    1 reply
    Latest over 2 years ago
    by Zhifei Yang Arm Employee Badge
  • Suggested Answer

    [ACE] Why CleanUnique must write back to memory? 0

    2166 views
    1 reply
    Latest over 2 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    Unaligned memory access fault with STRH on Cortex-M7 0

    • Cortex-M7
    • 3 (HardFault)
    • 6 (UsageFault)
    2550 views
    5 replies
    Latest over 2 years ago
    by alexxs88
  • Answered

    M0 SPI outputting 16bit not 8bit 0

    • Cortex-M0
    1308 views
    1 reply
    Latest over 2 years ago
    by MikeH32096
  • Not Answered

    STM32F103 - Switching from JTAG to SWD 0

    • SWD
    1283 views
    0 replies
    Started over 2 years ago
    by SamPfarrer
  • Answered

    Linux mmap'ed access with memset() gives an alignment issue on the newer Linux kernels 0

    • Embedded Linux
    • Armv8.1-A
    2343 views
    1 reply
    Latest over 2 years ago
    by andreas2025
  • Answered

    Delay of "SVC" 0

    • Cortex-R
    • Armv7 Exception Model
    • Cortex-R5
    • Armv7-R
    • 11 (SVCall)
    1303 views
    1 reply
    Latest over 2 years ago
    by Nowian
  • Answered

    GPT and Caching +1

    1768 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Cortex R5 vs R5F +1

    • Cortex-R5
    3353 views
    2 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Suggested Answer

    IRQ not firing when in SVC call 0

    • Interrupt Handling
    • AArch64
    1713 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    STM32F030K6T6TR Able to program 1st time 0

    • STM32 F0
    857 views
    0 replies
    Started over 2 years ago
    by MikeH32096
  • Not Answered

    PMU cyclic counter not updating for cortex r52 0

    1492 views
    1 reply
    Latest over 2 years ago
    by Annie
  • Answered

    How the PE accesses peripherals registers and memories? 0

    • Peripheral Devices
    • SMMUv3
    2105 views
    3 replies
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How to distinguish B<c>.W and DSB commands in ARMv7M architecture +1

    2258 views
    2 replies
    Latest over 2 years ago
    by Oliver Beirne Arm Employee Badge
  • Answered

    Question about SMMU 0

    • SMMUv3
    1471 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone