Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    AHB5: performing a burst transfer with HBURST=SINGLE and HTRANS=NONSEQ. 0

    • AHB5
    • AHB
    2377 views
    1 reply
    Latest over 2 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    What is the difference of l3d_cache_refill and ll_cache_miss_rd? 0

    1330 views
    0 replies
    Started over 2 years ago
    by tao.wang
  • Not Answered

    The architecture definition of Speculatively executed 0

    • Architecture
    • Microarchitecture
    • Streamline Performance Analyzer
    999 views
    0 replies
    Started over 2 years ago
    by srLeslie
  • Answered

    What role does the Activity Monitor (AMU) play in power and performance control? 0

    • Architecture
    • Armv8-A
    • Microarchitecture
    1854 views
    1 reply
    Latest over 2 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Inconsistency between the armv7-m document and physical board (B instruction, Thumb mode) 0

    • Arm Compiler
    • ARM Community
    1538 views
    1 reply
    Latest over 2 years ago
    by shenghao
  • Suggested Answer

    MMU execution permission fault in kernel space 0

    • System MMU
    1273 views
    1 reply
    Latest over 2 years ago
    by Former Member
  • Answered

    [A-profile] Is it possible to invalidate secure physical addresses from the normal world? 0

    • AArch64
    • Armv8-A
    • A-profile
    • Cache Management
    • Memory Management Unit (MMU)
    • Cortex-A
    1620 views
    2 replies
    Latest over 2 years ago
    by jatron
  • Suggested Answer

    A9 - modify MMU translation table resolution 0

    2247 views
    2 replies
    Latest over 2 years ago
    by Atum
  • Not Answered

    MMU page table linking with relative addressing 0

    • System MMU
    1328 views
    2 replies
    Latest over 2 years ago
    by Former Member
  • Suggested Answer

    Cortex R5 cache policy set to write through , behavior of read 0

    • Cortex-R5
    • Cache Management
    • Cache Architecture
    2792 views
    5 replies
    Latest over 2 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Suggested Answer

    Instruction encoding abbreviations 0

    • Learn the Architecture
    • Arm Assembly Language (ASM)
    1988 views
    2 replies
    Latest over 2 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Not Answered

    Do floating-point computations differ in different ARM processors? 0

    • Floating-Point Execution
    • Floating Point
    • Computer Architecture
    910 views
    0 replies
    Started over 2 years ago
    by Cuparra
  • Answered

    CCA - Device assignment to Realm VM 0

    2026 views
    2 replies
    Latest over 2 years ago
    by min893
  • Not Answered

    ARM64 inline assembly BL BLR BR instructions 0

    • Arm Assembly Language (ASM)
    • Arm64
    2959 views
    1 reply
    Latest over 2 years ago
    by Annie
  • Not Answered

    What is the response if memory clock is not running 0

    1289 views
    2 replies
    Latest over 2 years ago
    by rachelgomez123
  • Not Answered

    LPC1800 with S25FL256SA flash memory on SPIFI problem 0

    2080 views
    4 replies
    Latest over 2 years ago
    by rachelgomez123
  • Answered

    Trying to Freeze L1 Instruction Cache Contents on the Cortex A53 0

    • Cortex-A53
    • Cache Architecture
    • Instruction Fetch
    2580 views
    4 replies
    Latest over 2 years ago
    by rachelgomez123
  • Suggested Answer

    Porting linux on Cortex R52 FVP 0

    • Cortex-R52
    • AEMv8 FVP
    • Linux Developers
    3698 views
    2 replies
    Latest over 2 years ago
    by rachelgomez123
  • Suggested Answer

    Turn off prefetchers for cortex a72 0

    3083 views
    4 replies
    Latest over 2 years ago
    by rachelgomez123
  • Not Answered

    Looking for detailed block diagram of a single A53 core 0

    2370 views
    2 replies
    Latest over 3 years ago
    by Aswasby
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone