Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 729 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    Configuration options for cxapbic for 32 masters and 2 slaves +1

    • AMBA
    7058 views
    3 replies
    Latest over 9 years ago
    by Sid
  • Answered

    Partial Word Access to Altera Avalon Memory-Mapped Slave 0

    • AMBA
    • Arm Development Studio
    • FPGA
    • AXI
    7412 views
    1 reply
    Latest over 9 years ago
    by Qiangsheng Xiang
  • Answered

    AHB 0

    • AMBA
    • AMBA 2
    • AHB
    7834 views
    2 replies
    Latest over 9 years ago
    by VT
  • Answered

    AHB slave 0

    • AMBA
    • AHB
    14124 views
    11 replies
    Latest over 9 years ago
    by VT
  • Answered

    AHB Slave HREADY +1

    • AMBA
    • AHB
    7516 views
    1 reply
    Latest over 10 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    How can I get IP-XACT descriptions of CMSDK components? 0

    • APB
    • AMBA
    • CMSDK
    6735 views
    2 replies
    Latest over 10 years ago
    by Steven Dennis
  • Not Answered

    error when compiling ClockDiv_XilinxS6.v on Nexys3 0

    • Compilers
    4022 views
    1 reply
    Latest over 10 years ago
    by Mustapha
  • Not Answered

    Request for vendors: improve SPI/SSP 0

    4124 views
    2 replies
    Latest over 10 years ago
    by Jens Bauer
  • Not Answered

    by which instruction the secondary core is triggered while starting the secondary cpu 0

    • AArch64
    • Armv8
    • Linux
    5815 views
    1 reply
    Latest over 10 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    What flow should I execute to make cache and MMU work properly when I turn into non secure world? 0

    • mmu
    • Correx-A7
    • Cortex-A
    • TrustZone
    4652 views
    2 replies
    Latest over 10 years ago
    by Jay Zhao
  • Not Answered

    SRAM for Cortex M0 -- Does It Need to Support Byte write? 0

    • AMBA
    • Cortex-M0
    • SRAM
    • Cortex-M
    4276 views
    1 reply
    Latest over 10 years ago
    by Eoin McCann
  • Answered

    Why I can't find the TRM of PL301 in Infocenter 0

    • CoreLink NIC-301 Network Interconnect
    • corelink interconnect
    6974 views
    3 replies
    Latest over 10 years ago
    by Neil Parris Arm Employee Badge
  • Answered

    where are the C++  libraries for linux app? 0

    • Arm Development Studio
    • C
    • Linux
    9174 views
    2 replies
    Latest over 11 years ago
    by John Beck
  • Answered

    CPUIdle Marvell SoC 0

    • Assembly
    • Linux
    7875 views
    3 replies
    Latest over 11 years ago
    by Sudeep Holla Arm Employee Badge
  • Answered

    About two port SRAM compiler in tsmc 0.13um ? 0

    • SRAM
    • DesignStart
    9998 views
    3 replies
    Latest over 11 years ago
    by Lluis Paris
  • Answered

    Frame width of PL022 PrimeCell SPI controller 0

    • APB Peripherals
    • PrimeCell Synchronous Serial Port (PL022)
    6952 views
    3 replies
    Latest over 11 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    Can I place the System MMU (SMMU-400) before the DRAM Memory Controller (DMC-400)? 0

    • Cortex-A15
    • CoreLink DMC-400 Dynamic Memory Controller
    • CoreLink MMU-400 System Memory Management Unit
    • Cortex-A
    6011 views
    1 reply
    Latest over 11 years ago
    by Leah Schuth Arm Employee Badge
  • Answered

    why are there no schematic view of standard cell 0

    • Standard Cell Libraries
    • Physical IP
    • Artisan Logic IP
    7106 views
    1 reply
    Latest over 11 years ago
    by Scott Bordelon Arm Employee Badge
  • Not Answered

    Write Data Interleaving - AXI 0

    • AMBA
    • AXI
    • Bus Architecture
    • Interface
    11196 views
    2 replies
    Latest over 12 years ago
    by Amaresh Chaligeri
  • Not Answered

    the usage of WSTRB signal 0

    • AMBA
    • Address
    • AMBA Specifications
    • AXI
    • Bus Architecture
    12609 views
    4 replies
    Latest over 12 years ago
    by Colin Campbell Arm Employee Badge
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone