Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 729 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    How to understand Exclusive Transaction failure conditions in CHI? 0

    • AMBA
    • AMBA 5 CHI
    • CHI
    12516 views
    2 replies
    Latest over 7 years ago
    by David Zuo
  • Not Answered

    AXI AHB APB quick reference cheat sheet 0

    • APB
    • AMBA
    • AXI
    15747 views
    0 replies
    Started over 7 years ago
    by MattHutson
  • Not Answered

    Hazard conditions in CHI 0

    • AMBA
    • AMBA 5 CHI
    • CHI
    11881 views
    0 replies
    Started over 7 years ago
    by David Zuo
  • Suggested Answer

    AXI-lite tlast signal missing and tready behavioral 0

    • AXI4-Lite
    • AMBA
    13684 views
    3 replies
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    Error in AMBA 5 CHI spec? +1

    • AMBA
    • AMBA 5 CHI
    10860 views
    1 reply
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    PL080 DMA Controller Example Code to program the same. 0

    • PrimeCell DMA Controller (PL080)
    • AMBA AHB Controllers
    10567 views
    1 reply
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    Does CHI protocol interface use pipelines or register slice to support long distance connections ? 0

    • AMBA
    • AXI
    • CHI
    9459 views
    1 reply
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    What's the clock frequency for CHI interface protocol ? 0

    • AMBA
    • CHI
    • Interface
    10475 views
    1 reply
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    AXI Burst Size meaning 0

    • AMBA
    • AXI
    42828 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Narrow burst (32 bit read) on a 64 bit data bus AXI read transaction +1

    • AMBA
    • dynamic memory controller
    • CoreLink Memory Controllers
    • AHB
    23914 views
    1 reply
    Latest over 7 years ago
    by vishal.s
  • Not Answered

    Dynamic memory allocation and UART 0

    • APB Peripherals
    • PrimeCell UART (PL011)
    • Interrupt
    11582 views
    3 replies
    Latest over 7 years ago
    by 42Bastian Schick
  • Not Answered

    AXI ARID AWID 0

    • AMBA
    • AXI
    15036 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    AMBA 3 APB PENABLE wrt PREADY 0

    • AMBA
    • AMBA 3
    • AMBA 3 APB Interface
    12116 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    needs some clarification 0

    • APB
    • AMBA
    12231 views
    4 replies
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    AXI4 0

    • AMBA
    • AXI
    • AXI4
    12243 views
    3 replies
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    AXI5 : Untranslated Transactions property for A*MMU* signals and similarly for AXI5-Lite for AWSTASH* 0

    • AMBA
    • AXI5-Lite
    • AXI5
    10028 views
    1 reply
    Latest over 7 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Error scenario in AHB protocol 0

    • AMBA
    • AHB-Lite
    • AHB
    • Interface
    14552 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Please send the APB 3.0 spec 0

    • APB
    • AMBA
    9465 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    needs some clarifiaction 0

    • AMBA
    • AXI4
    • Interface
    7989 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    14 nm RAM/ROM IP compiler installation and invocation 0

    • RAM Compiler
    • Physical IP
    • Memory Compilers
    • 14nm
    • Arm Artisan
    • ROM Compiler
    9275 views
    1 reply
    Latest over 7 years ago
    by Acceler
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone