Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    How to config AXI4 outstanding by NIC400 0

    3047 views
    3 replies
    Latest over 3 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    How long does it take to switch working states? 0

    • Armv7 Exception Model
    2084 views
    2 replies
    Latest over 3 years ago
    by Annie
  • Suggested Answer

    Seeking ARM Cortex-X2 Documentation 0

    1715 views
    1 reply
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Mixed Core Memory Usage 0

    1013 views
    1 reply
    Latest over 3 years ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    ARMv8a aarch32 NEON Conditional instruction is not working 0

    • Arm Compiler
    • Armv8-A
    • NEON
    • Arm Assembly Language (ASM)
    1149 views
    1 reply
    Latest over 3 years ago
    by Oliver Beirne Arm Employee Badge
  • Not Answered

    Memorizing data in Cortex M4 Keil 4 and Keil 5 0

    1108 views
    2 replies
    Latest over 3 years ago
    by Patterson584
  • Not Answered

    Memorizing, erasing data on internal flash data in Cortex M4 Keil 4 and Keil 5 0

    839 views
    0 replies
    Started over 3 years ago
    by Pero Kacov
  • Suggested Answer

    Need Cortex R52 port form FreeRTOS SMP 0

    2750 views
    2 replies
    Latest over 3 years ago
    by Todd He
  • Not Answered

    A Linux/Android file system with "Complete" libs? 0

    877 views
    0 replies
    Started over 3 years ago
    by irakatz
  • Suggested Answer

    ARM R52 architecture training book 0

    1643 views
    1 reply
    Latest over 3 years ago
    by vstehle Arm Employee Badge
  • Not Answered

    Usage Fault: No coprocessor 0

    1360 views
    0 replies
    Started over 3 years ago
    by Bamdadslr
  • Suggested Answer

    Can somebody find out the code will I write and I put on Cortex M and how to protect from this? 0

    1373 views
    1 reply
    Latest over 3 years ago
    by WestfW
  • Suggested Answer

    How to mix ARM assembler and c code? 0

    1488 views
    1 reply
    Latest over 3 years ago
    by tepalia02
  • Not Answered

    the timestamp during the kernel boot not correct 0

    1424 views
    1 reply
    Latest over 3 years ago
    by Zhifei Yang Arm Employee Badge
  • Suggested Answer

    Code on unknow Cortex M processor.I am woking in Keil4 and Keil 5 0

    1150 views
    1 reply
    Latest over 3 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    Memorizing data in Cortex M4 Keil 4 and Keil 5 0

    1014 views
    0 replies
    Started over 3 years ago
    by Pero Kacov
  • Suggested Answer

    What ARM Architecture is the TDA4VM Jacinto™︎ Processor from TI 0

    • Architecture
    • automotive
    • Co-processor Architecture
    • Arm64
    3055 views
    4 replies
    Latest over 3 years ago
    by silver2row
  • Suggested Answer

    question on Exclusive access 0

    4378 views
    10 replies
    Latest over 3 years ago
    by jzbiciak
  • Answered

    How many clock cycles does it take to switch working states by CPS #n 0

    • Armv7 Exception Model
    • Cortex-R5
    1707 views
    2 replies
    Latest over 3 years ago
    by Nowian
  • Not Answered

    A53: One L2 access observed for each core to core L1 snoop - Why? 0

    1352 views
    1 reply
    Latest over 3 years ago
    by jzbiciak
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone