• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 3 replies
  • Subscribers 347 subscribers
  • Views 1294 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex A9 freezing

Peter S

Hi All

I'm having a problem with my A9 based system (Zynq 7000) freezing occasionally, to a point that JTAG can't halt the processor. The issue isn't easily repeatable and when it does happen no debug info can be extracted. The only thing that can be read is the program counter, but even that seems all over the place with different locations for different instances.

First question - what could possibly lead to a critical failure like that? My thinking was around interrupt return address becoming corrupt somehow, but it's just guesswork at the moment.

Second question - how to arrest the problem, so I can at least see the stack trace? Any register I can set a hw watchpoint on?

Any comments are appreciated.

Parents
  • 0

    Steps to reset -

    The Cortex-A9 processor has the following reset inputs:

    nCPURESET
    The nCPURESET signal is the main Cortex-A9 processor reset. It initializes the Cortex-A9 processor logic and the FPU logic including the FPU register file when the MPE or FPU option is present.

    nNEONRESET
    The nNEONRESET signal is the reset that controls the NEON SIMD independently of the main Cortex-A9 processor reset.

    nDBGRESET
    The nDBGRESET signal is the reset that initializes the debug logic. See Debug.

    All of these are active-LOW signals.

    Regards,

    Rachel Gomez

Reply
  • 0

    Steps to reset -

    The Cortex-A9 processor has the following reset inputs:

    nCPURESET
    The nCPURESET signal is the main Cortex-A9 processor reset. It initializes the Cortex-A9 processor logic and the FPU logic including the FPU register file when the MPE or FPU option is present.

    nNEONRESET
    The nNEONRESET signal is the reset that controls the NEON SIMD independently of the main Cortex-A9 processor reset.

    nDBGRESET
    The nDBGRESET signal is the reset that initializes the debug logic. See Debug.

    All of these are active-LOW signals.

    Regards,

    Rachel Gomez

Children
No data