Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.
We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.
Thank you for your understanding.
hi there, i'm using A53 without OS, and configure memory attribute as write-back.
when i write a dword num to memory addr, i found that external reader could not read it as expect. then i change memory to non-cache, it works ok.
so, when write-back cache, how could i trig ddr update when i write a dword num?
Assuming the external reader is not a coherent device, then you would need to do a cache clean to the Point of Coherency (PoC). Something like "DC CVAC, Xt" where "Xt" holds the address you want to clean.
developer.arm.com/.../DC-CVAC--Data-or-unified-Cache-line-Clean-by-VA-to-PoC