Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    stage2 translation fault ,post-indexing instructions invalid when virtualizing , the ISV bit is 0. 0

    • Hypervisor
    1547 views
    1 reply
    Latest over 3 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Not Answered

    LPC1347FBD48 PIO0_13 configured an INPUT, GPIOGetPinValue always returns 0. 0

    814 views
    0 replies
    Started over 3 years ago
    by CmdrZin
  • Answered

    AXI4 narrower transactions for AWADDR 0

    • AXI4-Lite
    • AXI4
    • Arm64
    1832 views
    1 reply
    Latest over 3 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Changing the target Security state of an exception 0

    • TrustZone
    • Cortex-M33
    • Armv8-M
    1458 views
    1 reply
    Latest over 3 years ago
    by Zhifei Yang Arm Employee Badge
  • Suggested Answer

    MPAM REGISTERS ACCESS 0

    • Cortex-A53 FVP
    • Cortex-A
    1677 views
    1 reply
    Latest over 3 years ago
    by Zhifei Yang Arm Employee Badge
  • Suggested Answer

    What are the different between the MCU cpu and MPU cpu 0

    2324 views
    1 reply
    Latest over 3 years ago
    by Zhifei Yang Arm Employee Badge
  • Not Answered

    CPU load is higher in M7 than M4 micro 0

    1012 views
    0 replies
    Started over 3 years ago
    by Bhaskar_ankireddypalli
  • Answered

    Can I create application only with .C file? +1

    1454 views
    3 replies
    Latest over 3 years ago
    by WestfW
  • Not Answered

    How are created Startup with startup_stm32f4xx.s, Application with Hello.c, CMSIS with system _stm_32f4xx.c,stm32f4xx.h and system_stm32f4xx.h?I would make device with scanf,printf ,what will read, write data to internal flash(if it is possible) 0

    881 views
    0 replies
    Started over 3 years ago
    by Pero Kacov
  • Not Answered

    How are created Startup with startup_stm32f4xx.s, Application with Hello.c, CMSIS with system _stm_32f4xx.c,stm32f4xx.h and system_stm32f4xx.h?I would make device only with scanf and printf ,what will read, write data to internal flash(is it is possible 0

    1241 views
    0 replies
    Started over 3 years ago
    by Pero Kacov
  • Suggested Answer

    What's the purpose of directing hready to the same slave which generated it? Is that necessary? Is it to support a bus kind of hready signal? 0

    1492 views
    1 reply
    Latest over 3 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Armv8-A A55 baremetal boot exception level from EL1 to EL0 0

    • EL0
    • Arm64
    2443 views
    4 replies
    Latest over 3 years ago
    by zhuxiya
  • Suggested Answer

    AXI5 Atomic transaction 0

    3009 views
    7 replies
    Latest over 3 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    How do I detect a USB connection using information in Cortex M7 registers 0

    • Cortex-M7
    1087 views
    0 replies
    Started over 3 years ago
    by JimD
  • Suggested Answer

    bus problems 0

    1884 views
    3 replies
    Latest over 3 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Nonpredicted instruction 0

    773 views
    0 replies
    Started over 3 years ago
    by Youq
  • Not Answered

    HSE,HSI,PLL_M,PLL_N,PLL_P,PLL_Q,PLL_R 0

    945 views
    0 replies
    Started over 3 years ago
    by Pero Kacov
  • Not Answered

    How to configure Corstone SSE-300 to allow code outside ITCM region? 0

    1591 views
    2 replies
    Latest over 3 years ago
    by Tobias E
  • Not Answered

    Is there something similar to CMSIS for 8-bit microcontrollers? 0

    • Arduino IDE
    972 views
    1 reply
    Latest over 3 years ago
    by jonnysa
  • Suggested Answer

    Instruction Cache Throttle PMU event 0

    1435 views
    2 replies
    Latest over 3 years ago
    by vstehle Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone