Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3585 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    ARMv8-A:TrustZone and MMU 0

    • AArch64
    • Armv8-A
    • TrustZone
    7553 views
    3 replies
    Latest over 10 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    Cortex-M3: Is erratum 538714 missing in current Errata Notice (v2 / 2014)? +1

    3219 views
    3 replies
    Latest over 10 years ago
    by J K
  • Answered

    Cortex-M3: Are "Errata Notice" and "Software developers Errata Notice" the same? 0

    • Cortex-M3
    • Cortex-M
    3773 views
    2 replies
    Latest over 10 years ago
    by J K
  • Not Answered

    How to handle SCU at runtime on Cortex-A9 0

    • Cortex-A9
    • Cortex-A
    7598 views
    4 replies
    Latest over 10 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    clock configuration of xmc4100 +1

    • Cortex-M
    • Cortex-M4
    4070 views
    1 reply
    Latest over 10 years ago
    by Jens Bauer
  • Not Answered

    Question on clock gating for AHB -lite bus matrix for CM4 based system 0

    • AHB-Lite
    • Cortex-M
    • Cortex-M4
    4776 views
    3 replies
    Latest over 10 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    Concurrent Interrupts +1

    • Cortex-M0
    • Armv6-M
    • Cortex-M
    4114 views
    3 replies
    Latest over 10 years ago
    by Michael
  • Answered

    What is real application of Exclusive access in AXI +1

    • AXI
    • Cortex-A
    21570 views
    2 replies
    Latest over 10 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    How many clock cycles do SVC/PUSH/POP/SRS/RFE insturctions take to execute on Cortex-A8 processor? 0

    • Cortex-A
    • Cortex-A8
    9710 views
    1 reply
    Latest over 10 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    Suggestion on suitable arm processor +1

    • Cortex-M7
    • Cortex-M
    • Cortex-M4
    19045 views
    23 replies
    Latest over 10 years ago
    by Ma Seet Ting
  • Answered

    Question - 0

    • Cortex-A9
    • Cortex-A15
    • Cortex-A
    6404 views
    5 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    what is difference between Arm7 and Arm cortex-m series?? +1

    • Armv7
    • Cortex-M
    62020 views
    7 replies
    Latest over 10 years ago
    by Alex Lee
  • Answered

    why do we call ARM is a Processor not controller? Although ARM7(LPC2148) and ARM cortex-m series is controller. +2

    21670 views
    7 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    semihosting on 4.9.3 q2 2015 +1

    • Cortex-M
    • Cortex-M4
    2878 views
    1 reply
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    ARMv7-A: What is "Fault not on a stage 2 translation for a stage 1 translation table walk"? 0

    • Armv7-A
    • Cortex-A
    • Cortex-A7
    15521 views
    12 replies
    Latest over 10 years ago
    by Takumi Shimada
  • Answered

    How does THUMB instruction work to customize the code ?? +1

    2950 views
    1 reply
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    How get ARMv7 cache size 0

    • Armv7-A
    • Cortex-A9
    • Cortex-A15
    • Cache
    • Cortex-A7
    9346 views
    4 replies
    Latest over 10 years ago
    by John
  • Answered

    What is the difference between ARM cortex-A and cores in snapdragon from Qualcomm? 0

    • Armv7-A
    • Armv8-A
    • Cortex-A
    10280 views
    4 replies
    Latest over 10 years ago
    by Alex Lee
  • Answered

    Cortex M3 - Conditions for IT folding 0

    • Cortex-M3
    • Cortex-M
    9399 views
    6 replies
    Latest over 10 years ago
    by Remi DUCLOS
  • Answered

    floating point in cortex m0, always reset. 0

    • Cortex-M0
    • Cortex-M
    8727 views
    6 replies
    Latest over 10 years ago
    by willandsmith
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone