Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3627 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    why Interrupt 1023 (Spurious interrupt) happens when i set pagetable attribute on exynos5250? +1

    • Cortex-A15
    • Cache
    • Cortex-A
    • TrustZone
    7575 views
    6 replies
    Latest over 10 years ago
    by Yeo Reum Yun
  • Not Answered

    Continue the Target using Serial Wire Debug Protocol 0

    • Cortex-M3
    • Cortex-M
    5572 views
    8 replies
    Latest over 10 years ago
    by harshan
  • Answered

    How to learn ARM +1

    • Cortex-M3
    • Cortex-A
    • Cortex-A7
    • Cortex-M
    6345 views
    3 replies
    Latest over 10 years ago
    by Mohamed Saleh
  • Answered

    Question about accumulator word length in A8 core 0

    • NEON
    • Cortex-A
    • Cortex-A8
    6366 views
    3 replies
    Latest over 10 years ago
    by daith
  • Answered

    Memory barrier (DSB, DMB). Does they guarantee writing data on cache to memory? 0

    • Armv7-A
    • Cache
    • Armv8-A
    • NEON
    • Cortex-A
    • TrustZone
    18098 views
    9 replies
    Latest over 10 years ago
    by Ash Wilding Arm Employee Badge
  • Answered

    Get current active interrupt priority +1

    • Cortex-M3
    • Cortex-M
    • C
    • Cortex-M4
    11351 views
    2 replies
    Latest over 10 years ago
    by Jonathan Weber
  • Answered

    LDRT and rrx'd operand 0

    • Cortex-A
    • Cortex-A7
    4088 views
    3 replies
    Latest over 10 years ago
    by Juha Aaltonen
  • Answered

    Funny asymmetry with banked register names 0

    • Armv7-A
    • Cortex-A
    • Cortex-A7
    6981 views
    5 replies
    Latest over 10 years ago
    by Juha Aaltonen
  • Answered

    Does CCI-400 guarantees cache coherency between secure and non-secure worlds? 0

    • Cortex-A53
    • Cortex-A57
    • big.LITTLE
    • CoreLink CCI-400
    • Cache
    • Cortex-A
    5568 views
    3 replies
    Latest over 10 years ago
    by Kay
  • Not Answered

    ARM Context ID Register & Process Context Switch 0

    • Armv7-A
    • Cortex-A9
    • Cortex-A
    • Cortex-A8
    18049 views
    10 replies
    Latest over 10 years ago
    by onion
  • Answered

    Reordering between multiple loads 0

    • Cache
    • Cortex-A
    • Cortex-A8
    8108 views
    7 replies
    Latest over 10 years ago
    by Hemant
  • Answered

    How can we boot linux kernel in ARM FVP w/ TrustZone? 0

    • Cortex-A9
    • Cortex-A
    • TrustZone
    • Linux
    8921 views
    4 replies
    Latest over 10 years ago
    by Yoshiharu Imamoto
  • Not Answered

    Is First-level table skippable? (VMSA) 0

    • Cortex-A17
    • AArch64
    • Cortex-A15
    • Cortex-A
    • Cortex-A7
    • AArch32
    8204 views
    4 replies
    Latest over 10 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel? +1

    • Processor
    • Cortex-R
    • Cortex-A
    7911 views
    2 replies
    Latest over 10 years ago
    by 42Bastian
  • Answered

    How should I do if I want to enable only one single CPU on a Cortex A9 MPCore(2 CPUs) +1

    • Cortex-A9
    • Cortex-A15
    • Cache
    • Cortex-A
    • Linux
    4884 views
    1 reply
    Latest over 10 years ago
    by 박주병
  • Answered

    How to set inner of outer shareability on page table entry WITHOUT TEX remap?? 0

    • Cortex-A
    • TrustZone
    6999 views
    3 replies
    Latest over 10 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    If non-secure world pass to virtual address (allocated by malloc or mmap) and ttbr value, how to find valid physical address in secure-world 0

    • Cortex-A53
    • Cortex-A57
    • Cortex-A
    6891 views
    3 replies
    Latest over 10 years ago
    by Axel Heider
  • Answered

    ARM v8 Arch SCTLR bit field meaning 0

    • EL1
    • EL2
    • AArch64
    8658 views
    4 replies
    Latest over 10 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    ACE-Lite Master and Slaves 0

    • AMBA
    • AXI4
    • ACE-Lite
    5399 views
    2 replies
    Latest over 10 years ago
    by Uma
  • Answered

    The madman strikes again - ADD/SUB SP 0

    • Thumb
    • Cortex-A
    • Cortex-A7
    6423 views
    9 replies
    Latest over 10 years ago
    by Juha Aaltonen
<>