Arm Community
Site
Search
User
Site
Search
User
Support forums
Architectures and Processors forum
Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel?
State
Accepted Answer
+1
person also asked this
people also asked this
Locked
Locked
Replies
2 replies
Subscribers
350 subscribers
Views
7623 views
Users
0 members are here
Processor
Cortex-R
Cortex-A
Options
Share
More actions
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel?
Kun.Niu
over 10 years ago
Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel?
Top replies
daith
over 10 years ago
+1
verified
Yes. They start off after a reset in the same sort of state and get the same inputs, the outputs are compared and if there is a difference there is a system error and they're out of step. I think normally...
0
Quote