Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3592 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    Cortex R5 cache policy set to write through , behavior of read 0

    • Cortex-R5
    • Cache Management
    • Cache Architecture
    2859 views
    5 replies
    Latest over 3 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Suggested Answer

    Instruction encoding abbreviations 0

    • Learn the Architecture
    • Arm Assembly Language (ASM)
    2057 views
    2 replies
    Latest over 3 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Not Answered

    Do floating-point computations differ in different ARM processors? 0

    • Floating-Point Execution
    • Floating Point
    • Computer Architecture
    920 views
    0 replies
    Started over 3 years ago
    by Cuparra
  • Answered

    CCA - Device assignment to Realm VM 0

    2066 views
    2 replies
    Latest over 3 years ago
    by min893
  • Not Answered

    ARM64 inline assembly BL BLR BR instructions 0

    • Arm Assembly Language (ASM)
    • Arm64
    3056 views
    1 reply
    Latest over 3 years ago
    by Annie
  • Not Answered

    What is the response if memory clock is not running 0

    1323 views
    2 replies
    Latest over 3 years ago
    by rachelgomez123
  • Not Answered

    LPC1800 with S25FL256SA flash memory on SPIFI problem 0

    2124 views
    4 replies
    Latest over 3 years ago
    by rachelgomez123
  • Answered

    Trying to Freeze L1 Instruction Cache Contents on the Cortex A53 0

    • Cortex-A53
    • Cache Architecture
    • Instruction Fetch
    2621 views
    4 replies
    Latest over 3 years ago
    by rachelgomez123
  • Suggested Answer

    Porting linux on Cortex R52 FVP 0

    • Cortex-R52
    • AEMv8 FVP
    • Linux Developers
    3771 views
    2 replies
    Latest over 3 years ago
    by rachelgomez123
  • Suggested Answer

    Turn off prefetchers for cortex a72 0

    3153 views
    4 replies
    Latest over 3 years ago
    by rachelgomez123
  • Not Answered

    Looking for detailed block diagram of a single A53 core 0

    2433 views
    2 replies
    Latest over 3 years ago
    by Aswasby
  • Not Answered

    Is there possible I added interrupt vectors on the debugger for simulation? 0

    1121 views
    1 reply
    Latest over 3 years ago
    by Annie
  • Not Answered

    Mmu | How to set different virtual address than physical 0

    • Memory Management Unit (MMU)
    2395 views
    4 replies
    Latest over 3 years ago
    by Former Member
  • Not Answered

    how to install anroid in cortex a53 0

    1043 views
    0 replies
    Started over 3 years ago
    by s nath
  • Not Answered

    Support of immediate Rorate & Shift in STM32 CortexM4 0

    • Cortex-M4
    881 views
    0 replies
    Started over 3 years ago
    by N Abid Ali Khan
  • Not Answered

    Include macro in .s file 0

    3143 views
    2 replies
    Latest over 3 years ago
    by WestfW
  • Not Answered

    Cannot flash or erase the STM32 uC anymore. 0

    2022 views
    1 reply
    Latest over 3 years ago
    by HenkvW
  • Answered

    Cortex-A32 aarch32, change from HYP mode to SVC mode fail 0

    1396 views
    1 reply
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    [Cortex-A] Permission fault due to code region mapped as read/write 0

    • AArch64
    • Armv8-A
    • Memory Management Unit (MMU)
    • Cortex-A
    3062 views
    5 replies
    Latest over 3 years ago
    by jatron
  • Not Answered

    Cortex A9 L1d cache profiling 0

    • Cortex-A9
    • performance analysis
    • Cache Controllers
    1417 views
    1 reply
    Latest over 3 years ago
    by Noemietown
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone