Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3594 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    In Cortex-R4, the interrupt from which part to send to the core? 0

    • Cortex-R
    • Cortex-A
    • Cortex-R4
    5610 views
    3 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    Coprocessor instruction differencies? +1

    • Cortex-A
    • Cortex-A7
    5950 views
    4 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    ARM cortex A15 hardware simulatenous multihreading. +1

    • Cortex-A15
    • Cortex-A
    3534 views
    1 reply
    Latest over 10 years ago
    by daith
  • Answered

    Cortex-R doesn't have MMU, is this has some advantages? +1

    • Processor
    • Cortex-A
    4581 views
    2 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    Cortex-A7 contains MMU I want ask the MMU is contained in which part of the diagram? 0

    • Cortex-A
    • Cortex-A7
    6488 views
    1 reply
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    What's the difference between ETM and Debug? 0

    • Cortex-R
    • Cortex-R4
    10619 views
    2 replies
    Latest over 10 years ago
    by Kun.Niu
  • Answered

    When the data CPU wants to access is not in the cache the related block will always be copy to the cache, is this right? 0

    • Cache
    • Cortex-A
    6580 views
    4 replies
    Latest over 10 years ago
    by Kun.Niu
  • Answered

    What's the cortex-A7 pipeline's in-order and cortex-A15 pipeline's out-of-order mean? 0

    • Cortex-A15
    • Cortex-A
    • Cortex-A7
    9620 views
    4 replies
    Latest over 10 years ago
    by Kun.Niu
  • Answered

    Cortex-A series's pipeline is for only one core or for all cores? 0

    • Cortex-A
    • Cortex-A7
    • Cortex-A8
    4751 views
    2 replies
    Latest over 10 years ago
    by Kun.Niu
  • Answered

    Cortex-A7 structure can support max to 4 cores, I want ask the 4 cores have 4 part copy of the registers(37 registers * 4)? 0

    • Cortex-A
    • Cortex-A7
    3762 views
    1 reply
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    Where can I find the docments about how the ARM cortex-A series pipeline works? 0

    • Cortex-A15
    • Cortex-A
    • Cortex-A7
    3328 views
    1 reply
    Latest over 10 years ago
    by daith
  • Answered

    infinite Break Points 0

    • Cortex-M3
    • Cortex-M
    6520 views
    8 replies
    Latest over 10 years ago
    by harshan
  • Not Answered

    Regarding ADFSR and AIFSR in ARM Cortex-A9 MPcore 0

    • Cortex-A9
    • Cortex-A
    4406 views
    2 replies
    Latest over 10 years ago
    by Niranjan Dighe
  • Answered

    In cortex-A7 it has 8 stages pipeline, so PC's value is current program address add how many? 0

    • Cortex-A
    • Cortex-A7
    4362 views
    1 reply
    Latest over 10 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    clean and invalidate cache behavior before same address read +1

    • Cortex-A17
    • Cortex-A
    5739 views
    4 replies
    Latest over 10 years ago
    by loquat
  • Answered

    I2S with ARM M0 +1

    • Cortex-M0
    • Cortex-M
    8277 views
    3 replies
    Latest over 10 years ago
    by daith
  • Answered

    Where can I find the cortex-A7 related 8 stages pipeline docments? 0

    • Cortex-A
    • Cortex-A7
    4350 views
    2 replies
    Latest over 10 years ago
    by Kun.Niu
  • Answered

    If a region is marked as non-cacheable, will the CPU also first check the cache when CPU want to access the region? 0

    • Cortex-A
    • Cortex-A7
    4770 views
    1 reply
    Latest over 10 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    In USB why VID(vendor id) , PID(Product id ) are required?? +1

    • Cortex-M
    24774 views
    5 replies
    Latest over 10 years ago
    by Mustafa S.
  • Answered

    Questions about Generic Timer in ARMv8 0

    • big.LITTLE
    • Armv7-A
    • Cortex-A9
    • Cortex-A15
    • Cortex-A
    • Cortex-A7
    10435 views
    4 replies
    Latest over 10 years ago
    by wangchj
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone