Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 720 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    Question in CHI spec B2.7.7 Mismatched Memory attributes 0

    • CHI
    735 views
    2 replies
    Latest 3 months ago
    by Tony Ho
  • Not Answered

    About the size of CMN600/CMN700 SF 0

    • AMBA
    • SoC Designer
    • AMBA 5 CHI
    • Cache Coherent Interconnect
    • Bus Architecture
    228 views
    0 replies
    Started 3 months ago
    by WhiteStone
  • Answered

    AXI4 transaction to different data width slave +1

    • APB
    • AXI
    • AXI4
    764 views
    2 replies
    Latest 3 months ago
    by satya vardhan
  • Answered

    AHB2AHB Bridge verification 0

    • AMBA
    • AHB2AHB
    • AHB2APB
    • AHB5
    • AHB
    582 views
    1 reply
    Latest 3 months ago
    by Colin Campbell Arm Employee Badge
  • Answered

    burst length of AXI. 0

    1812 views
    7 replies
    Latest 3 months ago
    by Paul Welch
  • Suggested Answer

    fopen fails with absolute path in linux host (ubuntu 20.04) 0

    • Arm Development Studio
    • model
    • Embedded
    • Fast Models
    • ubuntu
    • Baremetal
    1570 views
    7 replies
    Latest 3 months ago
    by Toshihisa Oishi Arm Employee Badge
  • Not Answered

    troubleshooting nIRQ Output and Address Configuration Issues with GICD_ISENABLER in ARM GIC400 0

    • GICv2
    239 views
    0 replies
    Started 3 months ago
    by ele
  • Answered

    How to associate PL022 on Socrates +1

    • socrates
    1375 views
    6 replies
    Latest 4 months ago
    by Manabu Tanaka
  • Not Answered

    SSE-200 subsystem w/o TrustZone 0

    240 views
    0 replies
    Started 4 months ago
    by Makich
  • Answered

    AHB2APB Verification 0

    • AHB2APB
    • AHB5
    • Verification
    • Bridges
    • AHB
    929 views
    3 replies
    Latest 4 months ago
    by santhosh kola
  • Answered

    Questions regarding AMBA AHB sampling time "IHI0033C_amba_ahb_protocol_spec" 0

    • AHB-Lite
    • AMBA AHB
    • AMBA AHB Controllers
    • AHB
    1693 views
    6 replies
    Latest 4 months ago
    by Colin Campbell Arm Employee Badge
  • Answered

    How correctly control the Non-Sequential Strobe of axi4? 0

    • AXI4
    947 views
    3 replies
    Latest 4 months ago
    by Colin Campbell Arm Employee Badge
  • Answered

    why is final state of Readunique not fixed to UD? 0

    • CHI
    826 views
    3 replies
    Latest 4 months ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    Can NONSEQ in first cycle of HRESP change to IDLE? Can that happen if NONSEQ is targeting a different peripheral? 0

    547 views
    1 reply
    Latest 5 months ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    AHB/AHB-LITE/AHB_5 How to handle Last transfer error of a BURST Transaction ??? 0

    • AMBA
    • AHB-Lite
    • AMBA 5
    • AHB
    687 views
    1 reply
    Latest 5 months ago
    by Colin Campbell Arm Employee Badge
  • Answered

    AXI4 data-less write transactions 0

    • AXI5
    1140 views
    4 replies
    Latest 5 months ago
    by ib-gardiner
  • Not Answered

    Does Tarmac generate in Post-Simulation? 0

    • tarmac
    901 views
    2 replies
    Latest 5 months ago
    by ele
  • Suggested Answer

    Aligned address and wrap boundary calculation in AXI4 0

    1147 views
    1 reply
    Latest 5 months ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Beginner in ARM Socrates 0

    • socrates
    419 views
    0 replies
    Started 6 months ago
    by Sarath Kumar
  • Suggested Answer

    NIC-400 Interconnect implementation-defined ID bits on the Zynq UltraScale+? +1

    • CoreLink NIC-400
    1079 views
    1 reply
    Latest 6 months ago
    by Christopher Tory Arm Employee Badge
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone