Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    RAS Error injection(DE/CE) and containment on Cortex-A 0

    • Error Injection
    • ERR0PFGCTL
    • RAS
    • Cortex-A
    2330 views
    3 replies
    Latest over 1 year ago
    by Michael Williams Arm Employee Badge
  • Not Answered

    Regarding the order of interrupt requests 0

    • Interrupt Handling
    • Cortex-M4
    641 views
    0 replies
    Started over 1 year ago
    by Makoto Satou
  • Answered

    Is Arm Core PMU and DSU_PMU the same hardware component? 0

    • DSU-120
    • Cortex-A
    • pmu-dsu
    • Cortex-A720
    1321 views
    1 reply
    Latest over 1 year ago
    by Michael Williams Arm Employee Badge
  • Suggested Answer

    How does the Cortex M0+ pipeline handle a branch instruction to an address that is not 32-bit aligned? 0

    • Pipeline Control and Execution
    • Cortex-M0+
    1430 views
    1 reply
    Latest over 1 year ago
    by Mahmood Yakub Arm Employee Badge
  • Answered

    M-profile Vector Extension (MVE) intrinsics VS Advanced SIMD (Neon) intrinsics, Similar? 0

    • MVE Intrinsics
    • NEON
    • MVE
    • Cortex-A
    • Cortex-M
    1289 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    MHU v2.1 - R2NR interrupt 0

    910 views
    0 replies
    Started over 1 year ago
    by GMH
  • Answered

    Is M-Profile Vector Extension (MVE) available only in Cortex-M55? 0

    • Architecture
    • MVE Intrinsics
    • MVE
    • Cortex-M
    1175 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    [GIC-500v][ARMv8][A72] why SGI0 can't be triggered twice in validation test? 0

    • Cortex-A72
    • Interrupt Handling
    • AArch64
    • GICv3/v4
    • Armv8-A
    • Cortex-A
    • Interrupt
    2021 views
    4 replies
    Latest over 1 year ago
    by Kael Hong
  • Not Answered

    Disable all H/W prefetchers on ARM Cortex A-57 0

    2468 views
    4 replies
    Latest over 1 year ago
    by ShikharJain
  • Suggested Answer

    Data cache and I cache Memory allocation 0

    1206 views
    1 reply
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    STM32H7 question: ARM cortex M7 intrinsics emulation on x86 PC ? 0

    • Cortex-M7
    • intrinsics
    • simd
    1697 views
    2 replies
    Latest over 1 year ago
    by Laurent M
  • Answered

    How is the register CDBGDCD_EL3 encoded? +1

    1203 views
    1 reply
    Latest over 1 year ago
    by User_0182
  • Answered

    Question about definition in armv8 memory model 0

    • Armv8-A
    • Memory
    1762 views
    3 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    HART-I910 DATASHEET 0

    2280 views
    2 replies
    Latest over 1 year ago
    by Geovani Barbosa
  • Not Answered

    Cortex M0 Processor Design start Syntax error 0

    727 views
    0 replies
    Started over 1 year ago
    by WooTaek Song
  • Answered

    RetToSrc value for Snoop opcodes contradicting in AMBA CHI - 5E.c 0

    1617 views
    2 replies
    Latest over 1 year ago
    by Nachiket Acharya
  • Not Answered

    ARM A76 (RK3588S)Stp Instruction take a long time 0

    • Cortex-A76
    • Armv8-A
    • rk3588s
    • stp
    • Software Development
    • Instruction Scheduling/Issue
    1049 views
    1 reply
    Latest over 1 year ago
    by PMU_study
  • Not Answered

    Is this procedure to get A53 to read/write (test) the L1D cache feasible. 0

    737 views
    0 replies
    Started over 1 year ago
    by User_0182
  • Answered

    cortex-m3 cycle model +1

    • Cycle Models
    • Cortex-M3
    • License Management
    1170 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    Does Cortex-R8 support Coresight SoC-600? 0

    1399 views
    1 reply
    Latest over 1 year ago
    by Stuart Hirons Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone