Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3582 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Platform security architecture is announced by Arm 0

    • Architecture
    • web
    • CHI
    • Security
    • Class
    • TrustZone
    • Armv8-M
    • Internet of Things (IoT)
    6226 views
    0 replies
    Started over 7 years ago
    by Diya Soubra Arm Employee Badge
  • Suggested Answer

    Gcc naked attribute leaves some trailing function prologue asm instructions 0

    • Cortex-M0
    • GCC
    • Cortex-M
    6261 views
    1 reply
    Latest over 7 years ago
    by Simon Craske Arm Employee Badge
  • Answered

    Precise abort vs synchronous abort in armv7 +1

    • Armv7-A
    • Armv7 Exception Model
    • Cortex-A
    8953 views
    6 replies
    Latest over 7 years ago
    by Saud
  • Answered

    How does memory work in cortex M3? 0

    • Cortex-M3
    • Cortex-M
    • AHB
    3645 views
    1 reply
    Latest over 7 years ago
    by 42Bastian Schick
  • Answered

    Arm Neon not vectorising nested loop +1

    • Cortex-A9
    • NEON
    • Cortex-A
    4944 views
    1 reply
    Latest over 7 years ago
    by 42Bastian Schick
  • Answered

    How to Write CP15 registers (CRn:C15) in Non-Secure mode +1

    • Cortex-A
    • Cortex-A8
    2610 views
    1 reply
    Latest over 7 years ago
    by 42Bastian Schick
  • Answered

    ARM Cortex-M4 : Power v/s Frequency +1

    • Cortex-M
    • Cortex-M4
    3613 views
    1 reply
    Latest over 7 years ago
    by Simon Craske Arm Employee Badge
  • Answered

    Cortex M4 (SIMD) - Fastest way to un-pack 1 (one) uint32 to 4 (four) uint8 +1

    • Digital Signal Processor (DSP)
    • Cortex-M
    • Cortex-M4
    10583 views
    5 replies
    Latest over 7 years ago
    by Andrea Bettati
  • Answered

    Unidentified hardfault on Arm Cortex-M4 +1

    • Cortex-M
    • Cortex-M4
    4508 views
    1 reply
    Latest over 7 years ago
    by Peter Rielly Arm Employee Badge
  • Answered

    How cortex-M4 handles data hazard situations in the pipeline? 0

    • Cortex-M3
    • Cortex-M
    • Cortex-M4
    • AHB
    4682 views
    2 replies
    Latest over 7 years ago
    by HimanshuDoshi19
  • Answered

    How to understand the behavior of hazard in Cortex-M4? 0

    • Cortex-M
    • Cortex-M4
    6612 views
    2 replies
    Latest over 7 years ago
    by HimanshuDoshi19
  • Not Answered

    Where will the various software components reside in a TrustZone for ARMv8-M solution? 0

    • Layout
    • ACE
    • Security
    • Cortex-M
    • TrustZone
    • System Design
    • Armv8-M
    • Argument
    • Memory
    9243 views
    2 replies
    Latest over 7 years ago
    by Diya Soubra Arm Employee Badge
  • Answered

    Example of instructions, doesn't use functional unit at all? 0

    • Cortex-M
    • Cortex-M4
    7778 views
    8 replies
    Latest over 7 years ago
    by HimanshuDoshi19
  • Answered

    Correct usage of the NSTable bit in aarch64/armv7a LPAE 0

    • Armv7-A
    • AArch64
    • Memory Management Unit (MMU)
    6479 views
    2 replies
    Latest over 8 years ago
    by Vincent Siles
  • Answered

    Initial page table walk for secure/nonsecure accesses +1

    • Armv8-A
    • Cortex-A
    6920 views
    3 replies
    Latest over 8 years ago
    by Vincent Siles
  • Answered

    Difference in the current consumption for different register place for few instructions +1

    • Cortex-M
    • Cortex-M4
    4024 views
    4 replies
    Latest over 8 years ago
    by HimanshuDoshi19
  • Answered

    multi core programming 0

    • Cortex-A
    • Cortex-A7
    4776 views
    1 reply
    Latest over 8 years ago
    by Peter Rielly Arm Employee Badge
  • Not Answered

    How to design simple memory protection using MMU attributes & modes ? 0

    • Memory Management Unit (MMU)
    4501 views
    1 reply
    Latest over 8 years ago
    by Peter Rielly Arm Employee Badge
  • Answered

    Arm big.LITTLE, migration decision +1

    • big.LITTLE
    5773 views
    3 replies
    Latest over 8 years ago
    by Zhifei Yang
  • Answered

    How to get to know the exact instruction address or find the instruction address for least current consumption? +1

    • Cortex-M
    • Cortex-M4
    7870 views
    4 replies
    Latest over 8 years ago
    by Joseph Yiu Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone