Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3603 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    which ARM version that i should use for PLC +1

    • Cortex-R
    • Cortex-A
    • Cortex-M
    12899 views
    6 replies
    Latest over 9 years ago
    by G. Goodwin L. Pitos
  • Answered

    Memory partitioning on Cortex-A7 0

    • Security
    • CortexA7
    • Cortex-A
    • TrustZone
    • Baremetal
    • Memory
    • Linux
    5654 views
    3 replies
    Latest over 9 years ago
    by Peter Harris Arm Employee Badge
  • Not Answered

    cortex A9 multi-core 0

    • Cortex-A9
    • Cortex-A
    4384 views
    1 reply
    Latest over 9 years ago
    by Yasuhiko Koumoto
  • Answered

    Cortex M3 peripheral Bit Banding limit? 0

    • Cortex-M3
    • Cortex-M
    21514 views
    18 replies
    Latest over 9 years ago
    by Yasuhiko Koumoto
  • Answered

    ETM not working on stm32f7 +1

    • Cortex-M
    4484 views
    1 reply
    Latest over 9 years ago
    by Yasuhiko Koumoto
  • Answered

    real time digital signal processing and its performance analysis 0

    • Cortex-M3
    • Cortex-M
    • CMSIS
    4434 views
    2 replies
    Latest over 9 years ago
    by Amit
  • Not Answered

    Using the whole Cortex-A L2 Cache without external memory 0

    • Cache
    • Cortex-A
    • Cortex-A7
    25255 views
    16 replies
    Latest over 9 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    cortex m0 0

    • Cortex-M0
    • Armv6-M
    • Cortex-M
    4709 views
    2 replies
    Latest over 9 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    What is the meaning of a 64 bit aligned stack pointer address? 0

    • Armv6-M
    • Armv7-M
    • Cortex-M
    • Cortex-M4
    23378 views
    10 replies
    Latest over 9 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    why some instructions are not required to be  explicitly synchronized ? +1

    • Armv8
    4663 views
    2 replies
    Latest over 9 years ago
    by shengyu shen
  • Answered

    PSP Stack Pointer, what memory address does it point to? 0

    • Cortex-M
    • Cortex-M4
    17137 views
    5 replies
    Latest over 9 years ago
    by Murtuza Quaizar
  • Answered

    How to get the secure(or non-secure) state on Cortex-A53? 0

    • Cortex-A53
    • Armv8
    • Cortex-A
    8033 views
    3 replies
    Latest over 9 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    AMBA AHB5 : Stable Between Clock Question +1

    • AMBA
    • AMBA 5
    • AHB
    6531 views
    3 replies
    Latest over 9 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Memory controller for AHB, dual (or multi) channel +1

    • AXI
    • AHB
    5590 views
    3 replies
    Latest over 9 years ago
    by David
  • Answered

    Can I use EXEC_RETURN on M0 outside of an exeception for contect switches? +1

    • Cortex-M0
    • Armv6-M
    • Cortex-M
    3038 views
    1 reply
    Latest over 9 years ago
    by Simon Craske Arm Employee Badge
  • Answered

    How to measure CPU utilization of ARM processors ? 0

    • Cortex-A15
    • Cortex-A
    10508 views
    1 reply
    Latest over 9 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    Why does the ARM A15 processor have so many DVFS levels ? 0

    • Cortex-A15
    • Cortex-A
    6551 views
    3 replies
    Latest over 9 years ago
    by Peter Harris Arm Employee Badge
  • Not Answered

    TM4C129 - Protect the code from copy 0

    • Cortex-M
    5035 views
    3 replies
    Latest over 9 years ago
    by Amir
  • Not Answered

    how should a FPGA engineer learn ARM based micro processors? 0

    • Cortex-A
    • Cortex-M
    9268 views
    6 replies
    Latest over 9 years ago
    by vikasp
  • Answered

    Kernel page table makes page fault although other core already mapped. 0

    • Cortex-A9
    • Cache
    • Cortex-A
    9125 views
    10 replies
    Latest over 9 years ago
    by Yeo Reum Yun
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone