Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3618 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Not Answered

    TF-M Support 0

    • Trusted Firmware-M
    • Security
    • STM32
    1992 views
    3 replies
    Latest over 1 year ago
    by Tiffany Lin Arm Employee Badge
  • Suggested Answer

    Why there is restrictions on WriteUnique and WriteLineUnique usage in AMBA ACE protocol? 0

    • AMBA 4
    2085 views
    1 reply
    Latest over 1 year ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Cortex-X : Next generation 0

    1870 views
    2 replies
    Latest over 1 year ago
    by Jerome Decamps - 杜尚杰
  • Not Answered

    Cortex-v7M MPU reprogramming 0

    1176 views
    0 replies
    Started over 1 year ago
    by amk
  • Not Answered

    [Cortex-A15/Arm7v]Is the way to disable the speculative memory accesses of L1 0

    • Cortex-A15
    2394 views
    4 replies
    Latest over 1 year ago
    by Y.Im
  • Not Answered

    Using SSE-200 MPU to modify specific region from normal to device memory 0

    816 views
    0 replies
    Started over 1 year ago
    by SarahW
  • Not Answered

    Cotex M4 + FreeRTOS -- CPU register cleared after wfi/sleep mode 0

    • Cortex-M4
    • STM32 F3
    1547 views
    0 replies
    Started over 1 year ago
    by Martin Wagner
  • Answered

    LDR (literal) instruction VR Field meaning 0

    • Memory Access Instructions
    2437 views
    2 replies
    Latest over 1 year ago
    by ADJ
  • Not Answered

    Instruction fetch alignment 0

    • Cortex-A
    • Instruction Fetch
    1185 views
    0 replies
    Started over 1 year ago
    by rkd
  • Suggested Answer

    could the Rready signal be asynchronous with aclk? 0

    1116 views
    1 reply
    Latest over 1 year ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    Atomic transaction AMBA 5 0

    1837 views
    1 reply
    Latest over 1 year ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    RAS Fault injection on A78AE 0

    • Cortex-A78AE
    909 views
    0 replies
    Started over 1 year ago
    by irodrigu
  • Not Answered

    A53 latencies / jitter (memory access)? 0

    • Cortex-A53
    • Memory
    1100 views
    0 replies
    Started over 1 year ago
    by linuxonarm
  • Answered

    Estimate timing cycle of udiv instruction. 0

    • Cortex-M4
    2952 views
    3 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    Cortex M55 - peripheral access using AXI instead of AHB 0

    • Cortex-M55
    2417 views
    1 reply
    Latest over 1 year ago
    by Toshihisa Oishi Arm Employee Badge
  • Answered

    Difference between CPU architecture and ISA 0

    • Learn the Architecture
    4183 views
    4 replies
    Latest over 1 year ago
    by Kaze
  • Answered

    What is the purpose of the coprocessor interface in Cortex-M series and how to use it? 0

    • Cortex-R
    • Cortex-M
    2861 views
    3 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Inquire about the official DMIPS/MHz value for Cortex A53. 0

    • Cortex-A53
    3749 views
    0 replies
    Started over 1 year ago
    by daehyunyoon
  • Suggested Answer

    How many cycles will CYCCNT count during CPU halt? 0

    1700 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    Cacheable=0 vs Shareable=1 0

    • Cache coherency
    • Cortex-R5
    • Memory Protection Unit (MPU)
    2400 views
    2 replies
    Latest over 1 year ago
    by AakashKedia22
<>