Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    Is there possible I added interrupt vectors on the debugger for simulation? 0

    1103 views
    1 reply
    Latest over 3 years ago
    by Annie
  • Not Answered

    Mmu | How to set different virtual address than physical 0

    • Memory Management Unit (MMU)
    2341 views
    4 replies
    Latest over 3 years ago
    by Former Member
  • Not Answered

    how to install anroid in cortex a53 0

    1018 views
    0 replies
    Started over 3 years ago
    by s nath
  • Not Answered

    Support of immediate Rorate & Shift in STM32 CortexM4 0

    • Cortex-M4
    874 views
    0 replies
    Started over 3 years ago
    by N Abid Ali Khan
  • Not Answered

    Include macro in .s file 0

    3081 views
    2 replies
    Latest over 3 years ago
    by WestfW
  • Not Answered

    Cannot flash or erase the STM32 uC anymore. 0

    1968 views
    1 reply
    Latest over 3 years ago
    by HenkvW
  • Answered

    Cortex-A32 aarch32, change from HYP mode to SVC mode fail 0

    1374 views
    1 reply
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    [Cortex-A] Permission fault due to code region mapped as read/write 0

    • AArch64
    • Armv8-A
    • Memory Management Unit (MMU)
    • Cortex-A
    2965 views
    5 replies
    Latest over 3 years ago
    by jatron
  • Not Answered

    Cortex A9 L1d cache profiling 0

    • Cortex-A9
    • performance analysis
    • Cache Controllers
    1391 views
    1 reply
    Latest over 3 years ago
    by Noemietown
  • Not Answered

    Activate ETM in Android Mobile device 0

    • mobile
    • Android
    • CoreSight ETM-A5
    • Debug and Trace
    1231 views
    0 replies
    Started over 3 years ago
    by Seongyun
  • Not Answered

    arm cortex a9 used in control edge plc 0

    767 views
    0 replies
    Started over 3 years ago
    by saneesh
  • Not Answered

    .rodata alignment 0

    • AArch64
    • GNU Assembler
    1204 views
    0 replies
    Started over 3 years ago
    by BobP
  • Suggested Answer

    In order execution 0

    1133 views
    1 reply
    Latest over 3 years ago
    by vstehle Arm Employee Badge
  • Suggested Answer

    How to control the Non-Secure MPU exclusively inside the Secure world in the Cortex M33? 0

    • Memory Protection Unit (MPU)
    • TrustZone
    • Cortex-M33
    1735 views
    1 reply
    Latest over 3 years ago
    by Aurelien_Grange
  • Not Answered

    start second core from psci 0

    • AArch64
    • SMCCC
    • Cortex-A55
    • Armv8-A
    • psci
    • AArch32
    1182 views
    0 replies
    Started over 3 years ago
    by Nikita bogatov
  • Suggested Answer

    Arm MMU configuration works on (qemu) raspberry(a53) but not on virt(armv7, a53) board 0

    • Cortex-A53
    3240 views
    5 replies
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    [armv8][cortex-a72] why must flush data cache when I tried to map a SRAM area? 0

    • Armv8-A
    2197 views
    1 reply
    Latest over 3 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    CCA in Armv9 - Making Peripherals Only Accessible from a Realm VM 0

    • virtualization
    • Peripheral Controllers
    • TrustZone
    1869 views
    2 replies
    Latest over 3 years ago
    by Jay M.
  • Suggested Answer

    SError interrupt due to LDAXRB instruction when disable cache on NXP ls1046a 0

    • Armv8-A
    2056 views
    2 replies
    Latest over 3 years ago
    by Tony Tu
  • Suggested Answer

    Does the Arm Cortex-52+ support multi-core / cache coherent / SMP configurations? 0

    • Cortex-R52
    • Cache coherency
    • Cortex-R52+
    2930 views
    3 replies
    Latest over 3 years ago
    by EllieC Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone