can we delay read and write transactions(axi4) by providing delay in register slice?

Basically I want to provide delay of 15 clock cycles  for writing and reading through axi4 bus .Is it possible?

More questions in this forum
There are no posts to show. This could be because there are no posts in this forum or due to a filter.