Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 729 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    amba ahb 0

    • AMBA
    • AHB
    • Interface
    8631 views
    4 replies
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    HRESP 0

    • AMBA
    • AHB
    • Interface
    6282 views
    1 reply
    Latest over 7 years ago
    by Vanhealsing
  • Suggested Answer

    AMBA AHB 0

    • AMBA
    • AHB
    • Interface
    7448 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    why we need write strobe in axi 0

    • AMBA
    • AXI
    • Interface
    13347 views
    2 replies
    Latest over 7 years ago
    by verifengg
  • Not Answered

    AXI read reordering depth and read interleaving depth. Are they same?AXI +1

    • AMBA
    • AXI
    • Interface
    12498 views
    1 reply
    Latest over 7 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Cache in SOCs 0

    • Cache
    8904 views
    4 replies
    Latest over 7 years ago
    by Ahmed Zafar
  • Answered

    ARM AXI4 protocol assertions trigger errm_wdata_num_prop5 and errm_wlast_stable quesitons 0

    • AMBA
    • AXI
    • AXI4
    10985 views
    4 replies
    Latest over 8 years ago
    by armchronos
  • Not Answered

    AXI WRITE DATA CHANNEL 0

    • AMBA
    • AXI
    • Interface
    10832 views
    2 replies
    Latest over 8 years ago
    by Muthu_venkatesh
  • Not Answered

    Why do AMBA AXI does not support AxBURST of decrementing address type? 0

    • AMBA
    • AXI
    • Interface
    5938 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    AHB wait state insertion 0

    • AMBA
    • AHB
    • Interface
    14543 views
    7 replies
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Arm Coresight:ETB 0

    • CoreSight Debug and Trace
    • CoreSight Trace Memory Controller (TMC)
    • CoreSight
    7130 views
    2 replies
    Latest over 8 years ago
    by Elizabeth Weidmann Arm Employee Badge
  • Answered

    Arm Coresight : Post process for trace 0

    • CoreSight Debug and Trace
    • CoreSight Trace Memory Controller (TMC)
    • CoreSight
    6929 views
    2 replies
    Latest over 8 years ago
    by Elizabeth Weidmann Arm Employee Badge
  • Answered

    AXI transfer 0

    • AMBA
    • AXI
    • Interface
    9161 views
    3 replies
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    AMP system on Cortex-A9. How to do it? 0

    • Arm Development Studio
    • Cortex-A9
    • Cortex-A
    • Arm Compiler 5
    9655 views
    1 reply
    Latest over 8 years ago
    by Matt Sealey Arm Employee Badge
  • Answered

    You’ve talked about A75 system guidance today, what is next? 0

    • Cortex-A75
    • DynamIQ
    • Cortex-A
    7143 views
    1 reply
    Latest over 8 years ago
    by Tom Conway Arm Employee Badge
  • Answered

    How long does it take to run Android benchmarks on an emulator? 0

    • Android
    • Fixed Virtual Platform
    • DynamIQ
    8546 views
    1 reply
    Latest over 8 years ago
    by Tom Conway Arm Employee Badge
  • Answered

    How do I get access to the system guidance deliverables? 0

    • System Guidance
    • DynamIQ
    6801 views
    1 reply
    Latest over 8 years ago
    by Tom Conway Arm Employee Badge
  • Answered

    Do you benchmark system guidance versus current mobile devices in the market? 0

    • System Guidance
    • DynamIQ
    6291 views
    1 reply
    Latest over 8 years ago
    by petehaw Arm Employee Badge
  • Answered

    You mentioned Quality of Service, how do ARM systems optimise performance for real-time masters? 0

    • DynamIQ
    6590 views
    1 reply
    Latest over 8 years ago
    by petehaw Arm Employee Badge
  • Answered

    Recent mobile devices in the market seem to state 2-channel LPDDR4 with 32-bit data interface. How does this compare with system guidance? 0

    • 32-bit
    • System Guidance
    • DynamIQ
    6786 views
    1 reply
    Latest over 8 years ago
    by petehaw Arm Employee Badge
<>
Topics being discussed in this forum
  • ACE
  • AEMv8 FVP
  • AHB
  • AHB5
  • AHB-Lite
  • AMBA
  • AMBA 5
  • AMBA 5 CHI
  • APB
  • Arm Development Studio
  • Armv8-M
  • AXI
  • AXI4
  • Bus Architecture
  • CHI
  • CoreLink NIC-400 Network Interconnect
  • CoreSight
  • Cortex-A
  • Cortex-M
  • DesignStart
  • Fast Models
  • Fixed Virtual Platforms (FVPs)
  • Interface
  • socrates
  • TrustZone