Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    AXI4 ID from interconnect in a single master multi slave system 0

    • AXI4
    • interconnect
    1802 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Virtual interrupt deactivation in gicv2 cannot work normally 0

    • Interrupt Handling
    • GICv2
    • virtualization
    • Generic Interrupt Controller
    • Interrupt Controllers
    3060 views
    2 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    how to trace unexpected fiq source? 0

    • Cortex-A53
    • ROM Memory
    • ARMv8 Exception Model
    • Armv8-A
    1142 views
    2 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    About socrates IP catalog list 0

    • socrates
    1317 views
    1 reply
    Latest over 1 year ago
    by Oliver Beirne Arm Employee Badge
  • Not Answered

    Question about how to define/seek exact determinism with multiprocessors 0

    2002 views
    3 replies
    Latest over 1 year ago
    by jlawton11
  • Not Answered

    Boot on ATF BL2 on Cortex-A53 0

    • Cortex-A53
    • Trusted Firmware-A
    1373 views
    1 reply
    Latest over 1 year ago
    by Miller787
  • Answered

    Is my Cortex M4 has floating point co-processor 0

    2599 views
    2 replies
    Latest over 1 year ago
    by Kalyan Vagvala
  • Suggested Answer

    Cortex-X4: Where can I find information about the size or number of transistors? 0

    1406 views
    1 reply
    Latest over 1 year ago
    by Peter Harris Arm Employee Badge
  • Suggested Answer

    How can Cortex-r52 achieve interrupt vector offset? 0

    1432 views
    3 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Suggested Answer

    How can I get the document Arm®︎ Cortex®︎-R52 Processor SBIST User Guide 0

    1743 views
    2 replies
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    No interrupts occur on Cortex-R4 0

    • Cortex-R
    • Cortex-R4
    769 views
    0 replies
    Started over 1 year ago
    by giorno2001
  • Not Answered

    Cortex-A15: ACE silicon errata 814169 0

    • Cortex-A15
    • ACE
    • L2
    • Shared memory
    1069 views
    2 replies
    Latest over 1 year ago
    by TimF
  • Suggested Answer

    What are the real advantages of using two stack pointers and different privilege levels on a MCU with no MMU? 0

    • Real Time Operating Systems (RTOS)
    • Armv6
    • Kernel Developers
    • Armv7-M
    • embedded systems
    • Cortex-M
    1833 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Answered

    Suppressing read ahead on AHB access 0

    • AMBA AHB Controllers
    1959 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    Cortex R8 Multicore core specific clock 0

    943 views
    1 reply
    Latest over 1 year ago
    by EllieC Arm Employee Badge
  • Not Answered

    About the Coremark/DMIPS for Cortex-R52 0

    • Cortex-R52
    1885 views
    0 replies
    Started over 1 year ago
    by Gavin Li
  • Not Answered

    R52 interface restriction - cache line boundary alignment 0

    1868 views
    3 replies
    Latest over 1 year ago
    by yifanfeng
  • Not Answered

    MPU Configuration 0

    • Arm Trusted Firmware
    • Arm Architecture tools
    • Arm7
    • Trusted Firmware
    • Memory Protection Unit (MPU)
    • Trusted Execution Environment (TEE)
    • TrustZone
    1094 views
    1 reply
    Latest over 1 year ago
    by yifanfeng
  • Not Answered

    What is the behavior of BASEPRI==1 and PRIGROUP == 0? 0

    • Interrupt Handling
    • Cortex-M33
    1095 views
    1 reply
    Latest over 1 year ago
    by Siyu Mou Arm Employee Badge
  • Not Answered

    Establishing MCU Engineering Based on Coretex-R52 Core 0

    995 views
    1 reply
    Latest over 1 year ago
    by Annie
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone