Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3581 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Not Answered

    AXI4: Wider transactions than BUS width allowed? 0

    • AMBA
    • ACE
    • AXI
    • AXI4
    • ACE-Lite
    7647 views
    1 reply
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    Basic cortex A9 architecture question (memory area division) +1

    • Cortex-A9
    • DS-5 Development Studio
    • Cortex-A
    5951 views
    4 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    De-merits in using Cortex A9 for single core processor +1

    • Armv7-A
    • Cortex-A9
    • NEON
    • Cortex-A
    • Cortex-A8
    5484 views
    2 replies
    Latest over 10 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    What is the reason to have been dropped the entire dcache invalidation? +1

    • Cache
    • Arm11
    5802 views
    4 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Not Answered

    Information on the Cortex-M7 0

    • Cortex-M7
    • Armv7-M
    • Cortex-M
    28075 views
    18 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    the UART char print in ARM v8-A Foundation Platform 0

    • Armv8-A
    • Linux
    5501 views
    2 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    Cortex-M0: What's included in the binary? 0

    • Cortex-M0
    • 32-bit
    • Cortex-M
    • C
    11549 views
    8 replies
    Latest over 10 years ago
    by Jens Bauer
  • Answered

    Crypto in ARM v8 0

    • Armv8
    5439 views
    2 replies
    Latest over 10 years ago
    by Steven Meng
  • Answered

    NXP LPC2378 (ARM7 core) communication via SPI protocol 0

    • Armv7-M
    • Cortex-M
    • C
    6593 views
    1 reply
    Latest over 10 years ago
    by Allen Willson
  • Answered

    Questions on AXI4 +1

    • AXI
    • AXI4
    • 64-bit
    5109 views
    1 reply
    Latest over 10 years ago
    by David Harriman-Smith Arm Employee Badge
  • Answered

    ACTLR[1] question in Cortex-A serias SOC +1

    • Cortex-A9
    • Cache
    • Cortex-A
    • Cortex-A7
    11869 views
    11 replies
    Latest over 10 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    Cortex-M0 Thumb-2 instruction: Is this instruction valid? +1

    • Armv6-M
    • Cortex-M
    • Thumb2
    • Cortex-MO
    4911 views
    3 replies
    Latest over 10 years ago
    by daith
  • Answered

    Help me jump into ARM world !(I know nothing but AVR) 0

    • Raspberry Pi
    • Cortex-M3
    • Cortex-A
    • Cortex-M
    • Cortex-M4
    • Linux
    16884 views
    11 replies
    Latest over 10 years ago
    by kamran
  • Answered

    ARM Trusted Firmware, number of cpu cores.. 0

    • Arm Trusted Firmware
    • Armv8-A
    6722 views
    1 reply
    Latest over 10 years ago
    by Peter Rielly Arm Employee Badge
  • Not Answered

    Receiving Data Using the UART CORTEX M0 0

    • Cortex-M0
    • Cortex-M
    24570 views
    18 replies
    Latest over 10 years ago
    by Alejandra
  • Answered

    Write interleaving with Multi-AXI master 0

    • AXI
    • AXI4
    6499 views
    3 replies
    Latest over 10 years ago
    by Yasuhiko Koumoto
  • Answered

    Reason for having decouple write address, data channels in AXI4 +1

    • AMBA
    • AXI3
    • AXI
    • AXI4
    7680 views
    5 replies
    Latest over 10 years ago
    by Peter Harris Arm Employee Badge
  • Answered

    how to understand ARMv8 exception level1 secure/non-secure MMU? +1

    • EL1
    • EL3
    • AArch64
    • Armv8-A
    8293 views
    1 reply
    Latest over 10 years ago
    by Peter Rielly Arm Employee Badge
  • Answered

    What is the value of a license of an ARM Cortex-A53 processor? +1

    • Cortex-A53
    • Cortex-A
    7946 views
    3 replies
    Latest over 10 years ago
    by Brad Nemire Arm Employee Badge
  • Answered

    Updated ARMv7-M architecture reference manual for Cortex-M7 ? 0

    • Cortex-M7
    • Armv7-M
    • Cortex-M
    4010 views
    1 reply
    Latest over 10 years ago
    by Yasuhiko Koumoto
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone