Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3625 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    ARM Exception Levels remain same for all ARM architectures? +1

    1769 views
    2 replies
    Latest over 4 years ago
    by Manjunath Kalmath
  • Not Answered

    STR755FV1T6 - hw/sw connectivity solution advice/help needed 0

    1507 views
    1 reply
    Latest over 4 years ago
    by Zhifei Yang Arm Employee Badge
  • Answered

    Which GNU Toolchain for A - profile Architecture to be used? 0

    1772 views
    2 replies
    Latest over 4 years ago
    by Manjunath Kalmath
  • Suggested Answer

    Linux kernel boot-up issue in ARM Cortex-A78 while accessing virtual memory 0

    • Kernel Developers
    • Armv8-A
    • Memory Management Unit (MMU)
    • Cortex-A78
    5202 views
    5 replies
    Latest over 4 years ago
    by selgan01 Arm Employee Badge
  • Answered

    R5 MPU Background Region +1

    • Cortex-R5
    2685 views
    4 replies
    Latest over 4 years ago
    by ijahmad
  • Suggested Answer

    Where is 'The level associated with MMU faults' referenced multiple times in Exception Register documentation 0

    • AArch64
    • Documentation
    • Memory Management Unit (MMU)
    3079 views
    2 replies
    Latest over 4 years ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    How are packets routed from a master to the correct slave in a multi-slave AXI system? 0

    • AXI4
    1943 views
    1 reply
    Latest over 4 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Undeterministic behaviour of memcpy using NEON registers 0

    • AArch64
    • NEON
    • Memory Access Instructions
    4303 views
    3 replies
    Latest over 4 years ago
    by Zenon (Zhilong) Xiu Arm Employee Badge
  • Not Answered

    Assigning bit to GPIO stm32 0

    1896 views
    3 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Cortex M33 SWCLK faster than CLKIN for CortexM33 0

    • Cortex-M33
    1062 views
    0 replies
    Started over 4 years ago
    by RPP
  • Not Answered

    R5 MPU regions 0

    • R5
    2215 views
    2 replies
    Latest over 4 years ago
    by ijahmad
  • Answered

    Boot from BL2->BL31->Linux 0

    6296 views
    5 replies
    Latest over 4 years ago
    by HeavyLamb
  • Not Answered

    Atomic instruction(e.g. LDXR, STXR) can't execute by CPU Cortex-A78 0

    • Kernel Developers
    • U-Boot
    • Cortex-A
    2895 views
    4 replies
    Latest over 4 years ago
    by Romit Patel
  • Not Answered

    Differences between "LDR r4, =0x50013ffc " and making the address 0x50013ffc using several instructions in thumb16- cortex M3 0

    1390 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    What are the characteristics of the two? 0

    1364 views
    1 reply
    Latest over 4 years ago
    by 42Bastian Schick
  • Answered

    Linux offline individual non boot CPU in SMP cortex-CA7 0

    2474 views
    3 replies
    Latest over 4 years ago
    by ilchang
  • Answered

    How to remap the vector table in an A9 core 0

    • Interrupt Handling
    • Cortex-A9
    4480 views
    6 replies
    Latest over 4 years ago
    by 42Bastian Schick
  • Not Answered

    Unable to reproduce the Armv8-M Secure Stack Pointer Software Vulnerability (CVE-2020-16273) 0

    • Secure Microcontroller
    • Trusted Firmware-M
    • Security
    • TrustZone for Armv8-M
    • Microcontroller
    • Cortex-M
    1384 views
    0 replies
    Started over 4 years ago
    by Mintancy
  • Not Answered

    ARM Processors ANY MODEL CORE on die 0

    931 views
    0 replies
    Started over 4 years ago
    by VictorM
  • Not Answered

    Why NEON instructions can't be executed in NSEL1 when HCR_EL2.ID and HCR_EL2_CD are set? 0

    1929 views
    4 replies
    Latest over 4 years ago
    by tiger20081015
<>