Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3618 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    How to find definitions for arm_sve.h intrinsics? 0

    • NEON
    • GNU Arm
    2199 views
    2 replies
    Latest over 1 year ago
    by DavidAl
  • Not Answered

    TCMRETRY 0

    1583 views
    3 replies
    Latest over 1 year ago
    by depei zhang
  • Not Answered

    corstone-201 RTL generation 0

    554 views
    0 replies
    Started over 1 year ago
    by Sharath HS
  • Answered

    Question about AXI K protocal "A6.3.4 Manager ordering guarantees" 0

    • AXI
    • CHI
    1711 views
    2 replies
    Latest over 1 year ago
    by Ming Gao
  • Not Answered

    ARMv7 Cache Question 0

    • Armv7-A
    • Cache coherency
    535 views
    0 replies
    Started over 1 year ago
    by prahsman
  • Answered

    AXI-5 User Loopback Signaling use cases? 0

    • AXI
    1788 views
    2 replies
    Latest over 1 year ago
    by Rishi Cheriyan
  • Not Answered

    Losing Debugger Control When Booting Cortex-A53 on S32G2 (Type 1 Hypervisor) +1

    • Cortex-A53
    • GICv3/v4
    • Cache
    • Armv8-A
    • Debugging
    • Hypervisor
    • gic500
    • Baremetal
    1408 views
    1 reply
    Latest over 1 year ago
    by pcarmo
  • Suggested Answer

    Is there any way to change the polarity of tdo_en port in M33 IP core? 0

    1222 views
    1 reply
    Latest over 1 year ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    A9 Cp15 issue 0

    • a9
    • boot
    • Cortex-A
    • cp 15
    1379 views
    2 replies
    Latest over 1 year ago
    by prahsman
  • Suggested Answer

    What is the difference between Exclusive access in AXI 3 and AXI 4 ?How does Lock access is merged to exclusive access in AXI4? 0

    1520 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    AXI PROTOCOL 0

    2408 views
    4 replies
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Narrow Byte Transfers on AHB2APB Bridge 0

    • APB
    • AHB2APB
    • AHB5
    • NARROW_BURST
    1315 views
    1 reply
    Latest over 1 year ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    How to change total compute DRAM size? 0

    906 views
    1 reply
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How to distribute single one SPI to multi PE concurrently in GIC-600 ? 0

    1392 views
    1 reply
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Not Answered

    Relation between Load/Store Physical Address (PA) and L1, L2, L3 Cache Set Number 0

    • Cache Set Number
    • Physical Address (PA)
    638 views
    0 replies
    Started over 1 year ago
    by Meng-Yu Tsai
  • Not Answered

    Capture R5F lockstep mismatch error as interrupt in PLM 0

    564 views
    0 replies
    Started over 1 year ago
    by Rob Wan
  • Not Answered

    Cortex A9 Boot operation Sequence 0

    • Cortex-A9
    • Memory Management Unit (MMU)
    • Baremetal
    1137 views
    1 reply
    Latest over 1 year ago
    by prahsman
  • Not Answered

    how avoid q registers being used for single ldr? 0

    • Exception Handling
    • Cortex-A53
    • Compilers
    • alignment
    653 views
    0 replies
    Started over 1 year ago
    by WatterCutter
  • Answered

    Cortex-R5F hang upon IRQ reception 0

    • Cortex-R5
    • irq
    • Armv7-R
    • hang
    1835 views
    2 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    Cortex-R52+ asynchronous external abort 0

    • abort
    • Cortex-R52+
    2082 views
    3 replies
    Latest over 1 year ago
    by Martin Weidmann Arm Employee Badge
<>