Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3627 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Suggested Answer

    SVE/SVE2 issue on Cortex-A320 example 0

    • SVE
    1499 views
    5 replies
    Latest 7 months ago
    by Ronan Synnott Arm Employee Badge
  • Not Answered

    Restrict Speculative Access +1

    1011 views
    3 replies
    Latest 8 months ago
    by Youq
  • Answered

    In Cortex-R5, the address of cache maintenance operations is not restricted by the MPU ? 0

    • Cortex-R
    1175 views
    4 replies
    Latest 8 months ago
    by SmileSX
  • Not Answered

    Configure MPAM in Hypervisor even if virtual machine OS did not take care of MPAMx_EL1 0

    302 views
    0 replies
    Started 8 months ago
    by yifanfeng
  • Not Answered

    The CM7 CoreMark score is not ideal. 0

    309 views
    0 replies
    Started 8 months ago
    by depei zhang
  • Not Answered

    ACE - CHI protocol conversion 0

    298 views
    0 replies
    Started 8 months ago
    by Arjun Singh
  • Not Answered

    Use of smlad in arm_fir_decimate_fast_q15 function 0

    303 views
    0 replies
    Started 8 months ago
    by John Atkins
  • Answered

    Direct injection of SPIs 0

    • GICv3/v4
    • GIC Hypervisor Direct Injection
    1227 views
    4 replies
    Latest 8 months ago
    by yifanfeng
  • Answered

    In CHI WriteNoSnp transaction, why DBID is required in COMP response from completer? 0

    • CHI
    771 views
    1 reply
    Latest 8 months ago
    by Ben Hicks Arm Employee Badge
  • Not Answered

    Can I (and how to properly) share DTCM with DMA in Cortex-M7 0

    • Cortex-M7
    597 views
    0 replies
    Started 8 months ago
    by Yujian Zhang
  • Not Answered

    ARM Cortex R52+ Data Cache Misses mis-calculation 0

    • Cortex-R52
    • Cache
    • Cache Architecture
    439 views
    0 replies
    Started 8 months ago
    by Alessandro Comodi
  • Answered

    C2C Snoop address mapping between CHI 0

    • snoop
    • CHI
    • C2C
    670 views
    1 reply
    Latest 8 months ago
    by Ben Hicks Arm Employee Badge
  • Answered

    C2C SNP Address width diff from CHI 0

    • CHI
    • C2C
    2054 views
    7 replies
    Latest 8 months ago
    by Ben Hicks Arm Employee Badge
  • Not Answered

    Question about the performance overhead introduced by the MTE mechanism 0

    • performance
    • Cortex-A
    • MTE
    • SPEC2017
    886 views
    0 replies
    Started 8 months ago
    by Peng Mingfan
  • Not Answered

    Where can I find the description of hwcpipe_counter? 0

    327 views
    0 replies
    Started 8 months ago
    by Qing Chen
  • Not Answered

    ARMv8 halt address after reset with EDECR.RC set 0

    • Armv8-R
    375 views
    0 replies
    Started 8 months ago
    by Lee Leon
  • Answered

    How to automatically reset CR52 with warm reset request 0

    • Cortex-R52
    • Armv8-R
    855 views
    1 reply
    Latest 9 months ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    How To Access SCTLR_EL1 of Non Secure World From EL3 0

    • EL3
    • Trusted Firmware-A
    • fvp
    1379 views
    4 replies
    Latest 9 months ago
    by Dev Gandhi
  • Suggested Answer

    Handshake signal behavior in CHI spec 0

    • UCIe
    • CHI
    • C2C
    864 views
    1 reply
    Latest 9 months ago
    by Simone Secchi Arm Employee Badge
  • Not Answered

    Exclusive store op hang 0

    373 views
    0 replies
    Started 9 months ago
    by Djole Prolece
<>