Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3593 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Suggested Answer

    CMSIS FFT 0

    • Cortex-M3
    • Cortex-M
    6927 views
    3 replies
    Latest over 8 years ago
    by Thibaut ZEISSLOFF
  • Not Answered

    DS18B20 with MOSFET - reading temperature from multiple sensors on Raspberry Pi 0

    • Raspberry Pi
    7455 views
    2 replies
    Latest over 8 years ago
    by paulo.alcobia
  • Answered

    RNG (Random) on Cortex-M4 +1

    • Cortex-M
    • Cortex-M4
    8259 views
    2 replies
    Latest over 8 years ago
    by Amir
  • Answered

    Buffer Depth of UART in Arm cortex M7 processor +1

    • Cortex-M7
    • Cortex-M
    3591 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Suggested Answer

    how "Early Write Acknowledgement" is encoded on AXI AxCache ? equal to "bufferable"? 0

    • Armv7-A
    • AXI
    • Armv8-A
    7603 views
    2 replies
    Latest over 8 years ago
    by astonelin@gmail.com
  • Answered

    Systick precision +1

    • 15 (SysTick)
    5284 views
    3 replies
    Latest over 8 years ago
    by tridac
  • Answered

    v8.2 Atomic Instructions 0

    • ARMv8.2-A
    • AArch64
    • Armv8.1-A
    15852 views
    1 reply
    Latest over 8 years ago
    by Martin Weidmann Arm Employee Badge
  • Answered

    Transition to secure monitor flow on ARMv8 +1

    • ARMv8 Exception Model
    • Security
    • Armv8
    • Armv8-A
    6036 views
    1 reply
    Latest over 8 years ago
    by Peter Rielly Arm Employee Badge
  • Answered

    Is there any tools which can convert memory to assemble code? +1

    • AArch64
    • T32 (Thumb)
    4725 views
    2 replies
    Latest over 8 years ago
    by tao.zeng
  • Answered

    IAR Compilation error +1

    • Cortex-M
    • Cortex-M4
    2751 views
    1 reply
    Latest over 8 years ago
    by 42Bastian Schick
  • Answered

    Cortex M4 L1 data cache policy +1

    • Cortex-M
    • Cortex-M4
    8302 views
    1 reply
    Latest over 8 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    SMC flow on ARMv8 0

    • ARMv8 Exception Model
    • Armv8-A
    6936 views
    1 reply
    Latest over 8 years ago
    by Martin Weidmann Arm Employee Badge
  • Suggested Answer

    AXI write outstanding transactions causing problem in image data 0

    • AMBA 3
    5910 views
    1 reply
    Latest over 8 years ago
    by petehaw Arm Employee Badge
  • Answered

    Transition to secure monitor flow on ARMv8 0

    • ARMv8 Exception Model
    • Armv8
    • Armv8-A
    • Cortex-A
    • Cotex-A72
    • Baremetal
    7190 views
    4 replies
    Latest over 8 years ago
    by Umair Khan
  • Suggested Answer

    Stable set of ARM MCU, libraries, and Dev Environment 0

    • Keil
    • IDEs and Tool Suites
    • Cortex-M
    • Software Development
    6741 views
    5 replies
    Latest over 8 years ago
    by Sebastian Floss
  • Not Answered

    Using st1 to copy 3 floats from NEON register 0

    3866 views
    2 replies
    Latest over 8 years ago
    by lefty
  • Not Answered

    Purpose of SAU in Multi-Master System 0

    • ACE
    • Security
    • TrustZone
    • System Design
    • Community
    • Armv8-M
    • Secure Transactions
    • Memory
    8981 views
    1 reply
    Latest over 8 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    ARM Cortex-A53 System Register +1

    • Cortex-A53
    5841 views
    4 replies
    Latest over 8 years ago
    by M1509
  • Answered

    When to enable ARM Cortex A8 L1 cache parity detection 0

    4300 views
    3 replies
    Latest over 8 years ago
    by 42Bastian Schick
  • Answered

    Cortex A9 (IMX6) : Enabling branch prediction aborts +1

    13347 views
    10 replies
    Latest over 8 years ago
    by Gopu
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone