Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
Architectures and Processors forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for Arm architectures and Cortex-A, R, M, and classic processors.
  • Threads 3593 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • Answered

    CORTEX M4 - Output an array declared with __DATA(RAM) attribute? 0

    • Cortex-M
    • Cortex-M4
    7163 views
    6 replies
    Latest over 8 years ago
    by Andrea Bettati
  • Answered

    PC doesn't update in simulation 0

    • CMSDK
    • Cortex-M
    3827 views
    2 replies
    Latest over 8 years ago
    by ele
  • Answered

    Question about the Pipeline, clock cycle and machine cycle in Cortex-M Series. +2

    • Cortex-M0
    • Cortex-M7
    • Cortex-M3
    • Cortex-M
    • Cortex-M4
    30321 views
    11 replies
    Latest over 8 years ago
    by Vanhealsing
  • Answered

    Aarch64 Port +1

    • 32-bit
    • AArch64
    • Armv8
    • Arm Assembly Language (ASM)
    5719 views
    1 reply
    Latest over 8 years ago
    by shaygalon
  • Answered

    CortexM4:How to change the entrypoint by binary file data in the program +1

    • Keil
    • Cortex-M
    • Cortex-M4
    5218 views
    2 replies
    Latest over 8 years ago
    by rhino
  • Suggested Answer

    SMP to suspend an individual core with security OS 0

    • Cortex-A53
    • Cortex-A
    • TrustZone
    • AArch32
    5360 views
    1 reply
    Latest over 8 years ago
    by Peter Rielly Arm Employee Badge
  • Answered

    Cortex-M0+ JTAG state doesn't reset in simulation when tying nTRST high and trying synchronously reset through TMS +1

    • Cortex-M0
    • Cortex-M
    3088 views
    1 reply
    Latest over 8 years ago
    by daviesja
  • Answered

    instructions fetch 0

    • stm32f103
    • SRAM
    • Cortex-M3
    • Cortex-M
    5656 views
    3 replies
    Latest over 8 years ago
    by Vanhealsing
  • Answered

    TTBR1_EL1 aligment 0

    • AArch64
    • Armv8-A
    5896 views
    5 replies
    Latest over 8 years ago
    by Vincent Siles
  • Answered

    SPI VIP 0

    • Cortex-A
    5308 views
    3 replies
    Latest over 8 years ago
    by 42Bastian Schick
  • Answered

    What is special with MVN instruction, when both source and destination register is same? +1

    • Cortex-M
    • Cortex-M4
    3167 views
    1 reply
    Latest over 8 years ago
    by 42Bastian Schick
  • Not Answered

    Platform security architecture is announced by Arm 0

    • Architecture
    • web
    • CHI
    • Security
    • Class
    • TrustZone
    • Armv8-M
    • Internet of Things (IoT)
    6237 views
    0 replies
    Started over 8 years ago
    by Diya Soubra Arm Employee Badge
  • Suggested Answer

    Gcc naked attribute leaves some trailing function prologue asm instructions 0

    • Cortex-M0
    • GCC
    • Cortex-M
    6324 views
    1 reply
    Latest over 8 years ago
    by Simon Craske Arm Employee Badge
  • Answered

    Precise abort vs synchronous abort in armv7 +1

    • Armv7-A
    • Armv7 Exception Model
    • Cortex-A
    9051 views
    6 replies
    Latest over 8 years ago
    by Saud
  • Answered

    How does memory work in cortex M3? 0

    • Cortex-M3
    • Cortex-M
    • AHB
    3679 views
    1 reply
    Latest over 8 years ago
    by 42Bastian Schick
  • Answered

    Arm Neon not vectorising nested loop +1

    • Cortex-A9
    • NEON
    • Cortex-A
    4974 views
    1 reply
    Latest over 8 years ago
    by 42Bastian Schick
  • Answered

    How to Write CP15 registers (CRn:C15) in Non-Secure mode +1

    • Cortex-A
    • Cortex-A8
    2628 views
    1 reply
    Latest over 8 years ago
    by 42Bastian Schick
  • Answered

    ARM Cortex-M4 : Power v/s Frequency +1

    • Cortex-M
    • Cortex-M4
    3635 views
    1 reply
    Latest over 8 years ago
    by Simon Craske Arm Employee Badge
  • Answered

    Cortex M4 (SIMD) - Fastest way to un-pack 1 (one) uint32 to 4 (four) uint8 +1

    • Digital Signal Processor (DSP)
    • Cortex-M
    • Cortex-M4
    10658 views
    5 replies
    Latest over 8 years ago
    by Andrea Bettati
  • Answered

    Unidentified hardfault on Arm Cortex-M4 +1

    • Cortex-M
    • Cortex-M4
    4526 views
    1 reply
    Latest over 8 years ago
    by Peter Rielly Arm Employee Badge
<>
Topics being discussed in this forum
  • AArch64
  • AMBA
  • Arm Assembly Language (ASM)
  • Armv7-A
  • Armv8-A
  • Armv8-M
  • AXI
  • Cache
  • Cortex-A
  • Cortex-A53
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M
  • Cortex-M0
  • Cortex-M3
  • Cortex-M4
  • Cortex-M7
  • Cortex-R
  • Interrupt
  • Linux
  • Memory
  • Memory Management Unit (MMU)
  • NEON
  • TrustZone