• State Accepted Answer
  • +1 person also asked this people also asked this
  • Locked Locked
  • Replies 3 replies
  • Subscribers 350 subscribers
  • Views 7431 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

armv5TE

kalle

HI,

I am using an armv5TE (mv78100)I wonder  if I need to implement memory barriers in this architecture,(some people say not needed)

reason for my question is that I am facing system total freeze(now and then) and I suspect the system(freebsd) beeing on the idle loop!

Thanks

Parents
  • 0 in reply to Yasuhiko Koumoto

    Hi,

    Thanks for your attention,

    I wonder if I need to implement barriers(I have total freeze problems), I wonder this becauseit is written that ARMv5TE does not have instruction  optimization.

    I am thinking about the problem when instructions after interrupt enable are executed before

    the interrupt enable instruction, this can lead to hang on idle loop.

    Thanks

          Från: yasuhikokoumoto <community@arm.com>

    Till: kalle <tsmoseby@yahoo.no>

    Skickat: tisdag, 13 december 2016 3:19

    Ämne: Re:  - armv5TE

        

    armv5TE

    reply from yasuhikokoumoto in kalle - View the full discussionHi qabsou,

    do you want the other than the following?DSB  MCR p15,0,,c7,c10,5If it is true, could you tell what kind of what kind of a memory barrier which you want? Best regards,Yasuhiko Koumoto.

    Reply to this message by replying to this email, or go to the message on ARM Connected Community

    Start a new discussion in kalle by email or at  ARM Connected Community

    Following armv5TE in these streams: Inbox

    Not interested in these emails anymore, or want to change how often they come? Update your email preferences. You will need to login to access your user preferences.

Reply
  • 0 in reply to Yasuhiko Koumoto

    Hi,

    Thanks for your attention,

    I wonder if I need to implement barriers(I have total freeze problems), I wonder this becauseit is written that ARMv5TE does not have instruction  optimization.

    I am thinking about the problem when instructions after interrupt enable are executed before

    the interrupt enable instruction, this can lead to hang on idle loop.

    Thanks

          Från: yasuhikokoumoto <community@arm.com>

    Till: kalle <tsmoseby@yahoo.no>

    Skickat: tisdag, 13 december 2016 3:19

    Ämne: Re:  - armv5TE

        

    armv5TE

    reply from yasuhikokoumoto in kalle - View the full discussionHi qabsou,

    do you want the other than the following?DSB  MCR p15,0,,c7,c10,5If it is true, could you tell what kind of what kind of a memory barrier which you want? Best regards,Yasuhiko Koumoto.

    Reply to this message by replying to this email, or go to the message on ARM Connected Community

    Start a new discussion in kalle by email or at  ARM Connected Community

    Following armv5TE in these streams: Inbox

    Not interested in these emails anymore, or want to change how often they come? Update your email preferences. You will need to login to access your user preferences.

Children
No data