This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex-M3 Registers

Hello guys.

I am studying the Cortex-M3 technical reference manual.

I have some doubts:
- What is the function of each of the 13 general purpose 32-bit registers, R0 to R12?
- What does Link Register (LR) do?
- What is the function of the xPSR register?
- What does the DebugReturnAdress() register do?
- What is the function of CONTROL, FAULTMASK, BASEPRI, PRIMASK of register 5b10100?

Thank you in advance!

Top replies

42Bastian Schick over 4 years ago in reply to Fabiano Junqueira +1

This book is cheap and every penny worth if you work with cortex-m

Parents

0 Andy Neil over 4 years ago in reply to Fabiano Junqueira

Please stick to 1 question per thread.

Perhaps you should study this: http://www2.keil.com/mdk5/learn

also: http://www.keil.com/support/man/docs/mdk_gs/

and: http://www.keil.com/support/man/docs/uv4/

and: http://www.keil.com/books/
Cancel
Up 0 Down

Cancel

Reply

0 Andy Neil over 4 years ago in reply to Fabiano Junqueira

Please stick to 1 question per thread.

Perhaps you should study this: http://www2.keil.com/mdk5/learn

also: http://www.keil.com/support/man/docs/mdk_gs/

and: http://www.keil.com/support/man/docs/uv4/

and: http://www.keil.com/books/
Cancel
Up 0 Down

Cancel

Children

0 Fabiano Junqueira over 4 years ago in reply to Andy Neil

Thanks for the answer, but I don't know if my question was clear to you, because the links previously sent by you do not have the necessary content to solve my problem.

I need help to make an application located in RAM run using instructions sent via SWD. I know that for this I will need to manipulate the registers "PC" "MSP" "R0" and some others. My question is not related to the SWD protocol. I already do the manipulations of the protocol correctly, because I can read the application that is in RAM and I have access to the registers "PC", "MSP" and "R0" via SWD.

How should these registers ("PC", "MSP" and "R0") be handled for the application present in RAM to execute?

Thank you!
Cancel
Up 0 Down

Cancel
0 Andy Neil over 4 years ago in reply to Fabiano Junqueira

That's a new question - start a new thread!
Cancel
Up 0 Down

Cancel
0 Fabiano Junqueira over 4 years ago in reply to Andy Neil

Okay I started a new discussion. Follow the link: https://community.arm.com/developer/ip-products/processors/f/cortex-m-forum/46748/cortex-m3-registers
Cancel
Up 0 Down

Cancel