Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Support forums
Support forums
SoC Design and Simulation forum
  • Jump...
  • Cancel
  • Description The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
  • Threads 743 Questions
Help a member

Have a question? If you can, please take a moment to also see if there is a question that you are able to answer.

  • Tags
  • RSS
  • More actions
  • Cancel
Other forums
  • AI forum

  • Architectures and Processors forum

  • Arm Development Platforms forum

  • Arm Development Studio forum

  • Arm Virtual Hardware forum

  • Automotive forum

  • Compilers and Libraries forum

  • Embedded and Microcontrollers forum

  • High Performance Computing (HPC) forum

  • Internet of Things (IoT) forum

  • Keil forum

  • Laptops and Desktops forum

  • Mobile, Graphics, and Gaming forum

  • Morello forum

  • Operating Systems forum

  • Servers and Cloud Computing forum

  • SoC Design and Simulation forum

  • SystemReady Forum

  • TOSA forum

  • Answered

    ACE5 / ACE5 Lite questions for ARBAR/AWBAR, AWSTASH*, and BROADCAST* signals 0

    • AMBA
    • ACE
    • ACE-Lite
    • ACE 5
    12048 views
    3 replies
    Latest over 8 years ago
    by Christopher Tory Arm Employee Badge
  • Answered

    Further explanation needed for VAxQOSACCEPT, AWAKEUP, ACWAKEUP and SYSO* 0

    • AMBA
    • ACE
    • AXI
    • AMBA 5
    8933 views
    1 reply
    Latest over 8 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    AXI4-lite :Wready dependency on Awvalid and Wvalid 0

    • AXI4-Lite
    • AMBA
    • Interface
    16847 views
    5 replies
    Latest over 8 years ago
    by Nitin Dixit
  • Suggested Answer

    does ARM v8 bus architecture & related IPs be compatible with v7 core? 0

    • AMBA
    • Armv8
    • Bus Architecture
    • Cortex-A
    8825 views
    1 reply
    Latest over 8 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    In case of AXI4 lite protocol,what is the relation between BValid signal and Wvalid signal? 0

    • AXI4-Lite
    • AMBA
    • Interface
    17302 views
    4 replies
    Latest over 8 years ago
    by Nitin Dixit
  • Answered

    AXI WVALID before AWVALID 0

    • AMBA
    • AXI
    • Interface
    11013 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    I didn't understand the difference between SAU and IDAU. Can you elaborate on it? +1

    • TrustZone
    • Armv8-M
    16918 views
    4 replies
    Latest over 8 years ago
    by Andreas Papaliolios
  • Suggested Answer

    chi protocol 0

    • AMBA
    • CHI
    10273 views
    1 reply
    Latest over 8 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    unaligned address in AXI protocol 0

    • AMBA
    • AXI
    • AXI4
    15536 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Project on AXI Bus. 0

    • AMBA
    • AXI
    • Bus Architecture
    7806 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    Regarding WRAP burst calculation in AXI4 0

    • AMBA
    • AXI4
    • Interface
    8643 views
    2 replies
    Latest over 8 years ago
    by pavan316
  • Not Answered

    Flashing STM32L0 0

    • stm32cube
    • Cortex-M0
    • APB Peripherals
    • Cortex-M
    • PrimeCell UART (PL011)
    7264 views
    1 reply
    Latest over 8 years ago
    by Joseph Yiu Arm Employee Badge
  • Answered

    AXI modifiable read access 0

    • AMBA
    • AXI
    • AXI4
    10819 views
    2 replies
    Latest over 8 years ago
    by arc
  • Suggested Answer

    MBERROR : AHB Master bus error status, set when the AHB Master encounters a bus error response from a slave +1

    • AMBA
    • PrimeCell Color LCD Controller (PL111)
    • AMBA AHB Controllers
    • AHB
    11685 views
    3 replies
    Latest over 8 years ago
    by Logicallyfit
  • Not Answered

    amba ahb 0

    • AMBA
    • AHB
    • Interface
    8905 views
    4 replies
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    HRESP 0

    • AMBA
    • AHB
    • Interface
    6396 views
    1 reply
    Latest over 8 years ago
    by Vanhealsing
  • Suggested Answer

    AMBA AHB 0

    • AMBA
    • AHB
    • Interface
    7603 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Answered

    why we need write strobe in axi 0

    • AMBA
    • AXI
    • Interface
    13787 views
    2 replies
    Latest over 8 years ago
    by verifengg
  • Not Answered

    AXI read reordering depth and read interleaving depth. Are they same?AXI +1

    • AMBA
    • AXI
    • Interface
    12921 views
    1 reply
    Latest over 8 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Cache in SOCs 0

    • Cache
    9156 views
    4 replies
    Latest over 8 years ago
    by Ahmed Zafar
<>