SoC Design and Simulation forum In case of AXI4 lite protocol,what is the relation between BValid signal and Wvalid signal?

State Suggested Answer
Locked Locked
Replies 4 replies
Answers 1 answer
Subscribers 90 subscribers
Views 15715 views
Users 0 members are here

Options

Related

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

In case of AXI4 lite protocol,what is the relation between BValid signal and Wvalid signal?

Nitin Dixit over 6 years ago

In case of AXI4 lite protocol,whether BValid should be asserted before WVALID signal deassertion? what is the legal case?

Top replies

Colin Campbell over 6 years ago +1 suggested

It doesn't make a difference which AXI protocol you are looking at, you cannot provide a write response until AFTER the final write data transfer has completed (WVALID and WREADY both sampled high on ACLK...

Parents

0 Nitin Dixit over 6 years ago in reply to Colin Campbell

Thanks Colin.

Means until both WVALID and WREADY are not deasserted,BVALID should not be asserted. Is this correct?
Cancel
Up 0 Down

Cancel

Reply

0 Nitin Dixit over 6 years ago in reply to Colin Campbell

Thanks Colin.

Means until both WVALID and WREADY are not deasserted,BVALID should not be asserted. Is this correct?
Cancel
Up 0 Down

Cancel

Children

0 Colin Campbell over 6 years ago in reply to Nitin Dixit

Yes, the slave cannot return a B channel response (BVALID high) until the AXI4-lite W channel transfer has completed (WVALID and WREADY both sampled high).
Cancel
Up 0 Down

Cancel
0 Nitin Dixit over 6 years ago in reply to Colin Campbell

Thanks for the information Colin.
Cancel
Up 0 Down

Cancel