This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cache in SOCs

Dear Sir/Ma'am,

In SOC size of interconnections between multiple processors is very small. So is it possible to have one big size central cache for all processors ignoring access time. 

I know processors share cache memories with other processors by using interconnections. 

But can we make an SOC that have a single central cache for all processors. If we can do this what will be its disadvantages other than longer access time.

Parents
  • The interconnect of a SoC is one of the hardest design areas and is not small.

    You might like the Wikipedia article about where caches fit into a system at

    Cache hierarchy

    It is usual to have small caches in the processors and larger caches that the small caches talk to shared between the processors. The speed of the processors is to a very large extent determined by the speed of the cache. They spend practically all their time reading and writing data. Slowing the caches so as to have more processors is in general a bad idea, it increases the time to do individual jobs and does not enable more work to be done in the same time.

Reply
  • The interconnect of a SoC is one of the hardest design areas and is not small.

    You might like the Wikipedia article about where caches fit into a system at

    Cache hierarchy

    It is usual to have small caches in the processors and larger caches that the small caches talk to shared between the processors. The speed of the processors is to a very large extent determined by the speed of the cache. They spend practically all their time reading and writing data. Slowing the caches so as to have more processors is in general a bad idea, it increases the time to do individual jobs and does not enable more work to be done in the same time.

Children