Support forums

SoC Design and Simulation forum AHB response relation with data

State Not Answered
Locked Locked
Replies 4 replies
Subscribers 88 subscribers
Views 7081 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AHB response relation with data

Hariprem Arora over 11 years ago

Note: This was originally posted on 30th September 2008 at http://forums.arm.com

Hi,

I have an issue regarding AHB responses relation
with data in case of AHB write transfers.

As we know that the address phase of any transfer occurs during
the data phase of the previous transfer (pipelined operation).

So if we consider all signals to be synchronous to AHB clock, does it mean
that data of any transfer occurs during response of previous transfer.

Please refer to the attached waveform and explain if its true.

Thanks,
Hari

Parents

0 Hariprem Arora over 11 years ago

Note: This was originally posted on 3rd October 2008 at http://forums.arm.com

Hi JD,

Thanks for the detailed interpretation.
I think i was taking it wrong way.

--hari
Cancel
Up 0 Down

Cancel

Reply

0 Hariprem Arora over 11 years ago

Note: This was originally posted on 3rd October 2008 at http://forums.arm.com

Hi JD,

Thanks for the detailed interpretation.
I think i was taking it wrong way.

--hari
Cancel
Up 0 Down

Cancel

Children

No data