Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Distinguished Ambassadors
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
SoC Design and Simulation forum
AXI write strobes
Jump...
Cancel
State
Not Answered
Locked
Locked
Replies
6 replies
Subscribers
89 subscribers
Views
15773 views
Users
0 members are here
AMBA
AXI
Bus Architecture
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
AXI write strobes
jameskim jameskim
over 11 years ago
Note: This was originally posted on 21st February 2007 at
http://forums.arm.com
the AXI spec says:
10.1 About unaligned transfers
[...]
For any burst that is made up of data transfers wider than one byte, it is possible that the first bytes that have to be accessed do not align with the natural data width boundary. For example, a 32-bit (four-byte) data packet that starts at a byte address of 0x1002 is not aligned to a 32-bit boundary.
and then shows some examples of bursts with unaligned first bytes.
i also see references to disabling all strobes on any beat of a burst write.
but, what about unaligned ending bytes? for example, a burst of 1kB starting at address 0x1 would have both an unaligned starting and ending byte. is this allowed?
do the bytes of a burst have to be contiguous? could the writes strobes have holes in them, for example, 0x5, 0xa, 0x9, etc.?
also, i was wondering what AXI masters ARM has that makes use of this feature? do ARM processors ever generate unaligned bursts for instruction or data accesses, or is it only the DMA controller that issues unaligned bursts? and in what scenario would a master disable all the strobes after starting a burst write (something like interrupting a dirty line castout?)?
thanks!
james
Parents
0
jameskim jameskim
over 11 years ago
Note: This was originally posted on 21st February 2007 at
http://forums.arm.com
as a follow on, from the AXI spec:
4.4.3 Wrapping burst
[...] Two restrictions apply to wrapping bursts:
"¢ the start address must be aligned to the size of the transfer
for wrapping bursts, there's an address alignment requirement, but could you use strobes to make it unaligned even though the address is aligned?
Cancel
Up
0
Down
Cancel
Reply
0
jameskim jameskim
over 11 years ago
Note: This was originally posted on 21st February 2007 at
http://forums.arm.com
as a follow on, from the AXI spec:
4.4.3 Wrapping burst
[...] Two restrictions apply to wrapping bursts:
"¢ the start address must be aligned to the size of the transfer
for wrapping bursts, there's an address alignment requirement, but could you use strobes to make it unaligned even though the address is aligned?
Cancel
Up
0
Down
Cancel
Children
No data